Design of Embedded DSP Processors
|
|
- Laura Sharp
- 6 years ago
- Views:
Transcription
1 Design of Embedded DSP Processors Unit 3: Microarchitecture, Register file, and ALU 9/11/2017 Unit 3 of TSEA H1 1
2 Contents 1. Microarchitecture and its design 2. Hardware design fundamentals 3. Microarchitecture specification 4. Register file 5. Arithmetic and logic unit ALU 9/11/2017 Unit 3 of TSEA H1 2
3 Microarchitecture concept 9/11/2017 Unit 3 of TSEA H1 3
4 Architecture design System level HW specifications, such as SoC behavior, black box descriptions for hardware modules, memory subsystem, interconnection between modules. Architecture design does not involve in the implementation of HW modules in detail. 9/11/2017 Unit 3 of TSEA H1 4
5 Microarchitecture design Module functional implementation including function specification, partition and allocation (mapping function to pipeline and functional devices), connection and integration. The inputs for the RTL coding Could be IP design, independent to SoC 9/11/2017 Unit 3 of TSEA H1 5
6 ASIP Microarchitecture design HW implementation of each assembly instruction, design of ASIP core. partition each instruction to micro ops, allocate each micro op to a HW module, schedule each micro op into different pipeline stages performance, cost, power trade offs 9/11/2017 Unit 3 of TSEA H1 6
7 ASIP (IP) micro architecture Fuctions of each instruction HW functions in each pipeline Data precision Design corners HW components HW sharing Pipeline Connections Data in-out Adress in-out Control in-out Where are critical paths, speed up Hardware cost Power consumption 9/11/2017 7
8 Micro arch component: Register A storage component or a function isolation device between pipeline stages. A register is a D flip-flops (no others) Input signal Scan input Scan mode 0 1 reset D In D-flip-flop Q output clock enable Clock Q 9/11/2017 Unit 3 of TSEA H1 8
9 control control input 1 input 2 input 3 input 4 input Copyright of Linköping University, all rights reserved Multiplexer and operand keeper MUX: Selecting one of multiple inputs as the output according to its selection control Operand keeper: a two-way multiplexer and a register. Can keep its value, though bus value changes output (a) multiplexer output (b) operand keeper 9/11/2017 Unit 3 of TSEA H1 9
10 Ripple-Carry Adder, a simplified view x k 1 y k 1 x y k-2 k 2 x y 1 1 x y 0 0 c k c out c k 1 c k 2 c 2 c 1 FA FA... FA FA c 0 c in s k s k 1 s k 2 s 1 s 0 Advanced adders are designs for carry-accelerations Mar Unit 3 of TSEA H1 Slide 10
11 A 8b x 8b unsigned multiplier As a primitive, could be signed or unsigned! unsigned 8-bit multiplier 9/11/2017 For teachers using the book 11
12 Column line + Column bar line The row decoder Copyright of Linköping University, all rights reserved A single port 4b SRAM module A memory cell Row line The column decoder and R-W circuit (a) A memory cell 4 Data in-out bits (b) 128x4-bit signal port SRAM 9/11/2017 Unit 3 of TSEA H1 12
13 PC and PM Instruction buffer AGU M2 RF M1 ALU MAC Copyright of Linköping University, all rights reserved ASIP top view (using components introduced in this lecture) Instruction decoder 9/11/2017 Unit 3 of TSEA H1 13
14 Microarchitecture design 9/11/2017 Unit 3 of TSEA H1 14
15 Function allocation Pre operations Arithmetic 1 Arithmetic 2 Selection Common operations 9/11/2017 Unit 3 of TSEA H1 15
16 HW multiplexing Possible functions 1. A + C 2. A + D 3. B + C 4. B + D 5. A * C 6. A * D 7. B * C 8. B * D 9. SAT(A + C) 10. SAT(A + D) 11. SAT(B + C) 12. SAT(B + D) 13. SAT(A * C) 14. SAT(A * D) 15. SAT(B * C) 16. SAT(B * D) Pre processing A B C D Control[1] MA MB 1 opa opb Kernel processing ADD MUL Post processing-1 Control[2] 0 1 MP1 result1 Post processing-2 Saturation Control[3] 0 1 MP2 Control[0] 9/11/2017 Unit 3 of TSEA H1 16
17 Instruction fetch from PM Instruction decoding and memory addressing Memory MAC multiplication MAC accumulation OP fetch ALU and next PC Copyright of Linköping University, all rights reserved Pipeline scheduling 9/11/2017 Unit 3 of TSEA H1 17
18 Often used legends in flowcharts Copyright of Linköping University, all rights reserved Combinational logic flowchart start Start or stop Action or process choice action or Document Decision action Input or output choice action or Subroutine Database end Case 9/11/2017 Unit 3 of TSEA H1 18
19 Sequential logic flowchart Combinational flowchart: Specifies F2<=...F3<=... Combinational flowchart: Specifies F2<=...F3<=... Sequential flowchart Start: sequential logic with sync reset Sequential flowchart Start: sequential logic with async reset clk = 1 and clk clk) (Verilog) high rst_b low high rst_b low clk = 1 and clk clk) (Verilog) F2_r <= F2; F3_r <= F3; F2_r <= 8 b0; F3_r <= 8 b0; F2_r <= F2; F3_r <= F3; F2_r <= 8 b0; F3_r <= 8 b0; Stop: sequential logic with sync reset Stop: sequential logic with async reset 9/11/2017 (a) For teachers using the book (b) 19
20 Design a PC FSM reset PC <= PC in loop reset else PC <= 0 reset Hold reset To loop else else Default state: PC <= PC +1 Stack pop Jump taken else else PC <= Jump target address reset reset PC <= stack 9/11/2017 Unit 3 of TSEA H1 20
21 Register file 9/11/2017 Unit 3 of TSEA H1 21
22 General register file RF: A general register file, a group of registers as the lowest level computing / storage buffers, multi read and (one) write can be executed in parallel. DM: Data memory (with a single read/write port) can access one data at a time, read and write cannot be executed simultaneously. 9/11/2017 Unit 3 of TSEA H1 22
23 Store circuit RF: register file Copyright of Linköping University, all rights reserved Write circuit from register file from memory 1 from memory 2 from ALU from ports... from MAC ctrl_reg_in register 1 register 2 register 3... register n Read circuit OPA ctrl_o_a ctrl_o_b OPB 9/11/2017 Unit 5 of TSEA26 23
24 Physical design: fan-in fan-out problem Fan-out of the control signal For the first stage: 16*16*2 = 512 From 32 registers in a register file Fan-out of the control signal For the second stage: 16*8*2 = 256 Fan-out of the control signal For the third stage: 16*4*2 = 128 Fan-out of the control signal For the fourth stage: 16*2*2 = 64 Fan-out of the control signal For the fivth stage: 16*1*2 = 32 9/11/2017 Unit 5 of TSEA26 24 Selected operand
25 PC and PM Instruction buffer AGU M2 RF M1 ALU MAC Copyright of Linköping University, all rights reserved Register file in an ASIP core Instruction decoder 9/11/2017 Unit 3 of TSEA H1 25
26 ALU 9/11/2017 Unit 3 of TSEA H1 26
27 ALU in general ALU: Arithmetic and Logic Unit Arithmetic, Logic, Shift / rotate, others Get operands from RF and immediate Send result to RF One guard bit for single step computing, not for iterative computing 9/11/2017 Unit 3 of TSEA H1 27
28 ALU Schematic A [15:0] B [15:0] Masker, guard, carry-in, and other preprocessing Logic unit Shift unit Saturation and flag processing Result [15:0] FA/FC, FS, FZ 9/11/2017 Unit 3 of TSEA H1 28
29 ALU specification Arithmetic computing Logic computing Shift/rotate Special function Corner cases What HW components are needed How to share hardware Data in/out-processes Needs control signals The critical paths may not be here The HW cost/power may not be critical 9/11/
30 Pre-and-post processing Select operands: from RF, ID (immediate) Operand pre processing: Guard: sign extension, guard=sign: [16] = [15] Other pre-operations: mask, carry in Post operations Select result from AU, LU, shift unit, and others To generate carry-out or to saturate Flag operation: Flag computing and prediction 9/11/2017 Unit 3 of TSEA H1 30
31 AU (arithmetic unit) in ALU A [15:0] B [15:0] Masker, guard, carry-in, and other preprocessing Logic unit Shift unit Saturation and flag processing Result [15:0] FA/FC, FS, FZ 9/11/2017 Unit 3 of TSEA H1 31
32 How to design a full adder in an IP {A[15], A[15:0], 1 } {B[15],B[15:0],CIN} + 18b full adder FAO [17:0] Result [16:0] < =FAO [17:1] Full adder may have no carry in One guard bit We need 18b full adder LSB of 18b result will not be used MSB of 18b result will be the guard 9/11/2017 Unit 3 of TSEA H1 32
33 Example: ALU instruction list Instructions Function OP CIN SAT ADD SAT A + B with saturation ADD COUT A + B without saturation ADD CIN SAT A + B + Cin with saturation 000 1x 1 ADD CIN COUT A + B + Cin without saturation 000 1x 0 SUB SAT, CMP A - B with saturation and compare SUB COUT A - B without saturation ABS(A) ABS(A) Absolute operation, saturation NEG(A) NEG(A) Negate operation, saturation INC(A) Increment and saturation DEC(A) Decrement and saturation AVG (A+B)/2 Average operation, saturation /11/2017 Unit 3 of TSEA H1 33
34 Example: HW Function of each instruction A B A B A B A B A B A B + Saturation + + Saturation Cin + Cin + 1 Saturation + 1 a. SAT(A + B) b. A + B c. SAT(A + B + C) d. A + B +C e. SAT(A -B) f. A - B A MSB of A A B=1 A B=1 A B=-1 A B ARS g. ABS(A) h. NEG(A) i. INC(A) j. DEC(A) k. Average (A+B) 9/11/2017 Unit 3 of TSEA H1 34
35 Example: Implement without HW sharing A B S S S 1 1 >>1 S S S S S Cin a b c d e f g h i j k Control signal Result 9/11/2017 Unit 3 of TSEA H1 35
36 Example: sharing step1: saturation A B A B A B Saturation Saturation a b a. SAT(A+B) b. A + B Share the common part and multiplexing the rest 9/11/2017 Unit 3 of TSEA H1 36
37 The difference is here a/b c/d Copyright of Linköping University, all rights reserved Example: sharing step2, carry-in A B A B A B C + Cin=0 + Cin=C + 0 Saturation Saturation Saturation a b c d n= a or b m=c or d a/c b/d Share the common part and multiplexing the rest 9/11/2017 Unit 3 of TSEA H1 37
38 a/b c/d ab cd ef Copyright of Linköping University, all rights reserved Example: sharing step3, +/- A B A + B abcd ef 1 C 0 Saturation Saturation a/c b/d a/c b/d 9/11/2017 Unit 3 of TSEA H1 38
39 X x Copyright of Linköping University, all rights reserved Example: The final circuit likes this Instruction decoder in control path IF OP=101 C1<= 01 ELSEIF OP=111 C1<= 1x ELSE C1<= 00 C1 Simple arithmetic unit in datapath {A[15], A[15:0]} {B[15], B[15:0]} A[15] {16 b0, A[15]} 1-1 IF OP=111 C2<= 1xx ELSEIF OP=100 C2<= 001 ELSEIF OP=x01 C2<= 010 ELSEIF OP=011 C2<= 011 ELSE C2<= 000 C XX C 1 C3<=CIN C3 + 0 IF OP=010 C4<= 1X ELSEIF SAT= 0 C4<= 00 ELSE C4<= 01 C4 SAT >> x FLAG 9/11/2017 Unit 3 of TSEA H1 39
40 Questions to discuss If there is no guard bit, what will be the result of ABS(A) when A= 1 (fractional) In what cases, an ALU output needs carry-out, and in what cases, an ALU output needs saturation For what operations, we need carry-in, and when we do not need carry-in Write RTL codes for result flags (sign and zero). Shall we use sign bit or guard bit as the sign flag? 9/11/2017 For teachers using the book 40
41 Concepts Copyright of Linköping University, all rights reserved Skills Review on Unit 3 System understanding Plan HW schematic HW coding Finite precision Micro architecture Register file ALU: Arithmetic & Logic Program flow control ALU cannot be used for iterative computing How to collect instructions, and extract functions from selected instructions. Finally map on hardware Hardware sharing design process, read my book! Write conflict concept Get the data at the same pipeline step, no wait Design for HW sharing Critical path Schematic design and plan hardware for IP reuse sharing Fanout Coding for IP reuse How to extract/require ALU/RF control signals according to the instruction specification and binary assembly codes 9/11/2017 Unit 3 of TSEA H1 41
42 Self reading after the lecture Why microarchitecture design is essential Quick read chapter 10 /11, read chapter 12 Think about: How to specify microarchitecture on Y-chart How to design a RF with multi-write ports How to design an IP module using any kinds of RTL primitive and any synthesis tool based on the design of ALU 9/11/2017 Unit 3 of TSEA H1 42
43 Exciting time now! Let us discuss Whatever related to HW you want to discuss You will have the chance after each lecture (Fö), do take the chance! Prepare your Qs for the next time 9/11/2017 Unit 3 of TSEA H1 43
44 LOGO Welcome to ask any questions you want to I can answer Or discuss together I want to know what you want Dake Liu, Room 556 coridoor B, Hus-B, phone , dake.liu@liu.se
05 - Microarchitecture, RF and ALU
September 15, 2015 Microarchitecture Design Step 1: Partition each assembly instruction into microoperations, allocate each microoperation into corresponding hardware modules. Step 2: Collect all microoperations
More informationTSEA 26 exam page 1 of Examination. Design of Embedded DSP Processors, TSEA26 Date 8-12, G34, G32, FOI hus G
TSEA 26 exam page 1 of 10 20171019 Examination Design of Embedded DSP Processors, TSEA26 Date 8-12, 2017-10-19 Room G34, G32, FOI hus G Time 08-12AM Course code TSEA26 Exam code TEN1 Design of Embedded
More informationDesign of Embedded DSP Processors Unit 5: Data access. 9/11/2017 Unit 5 of TSEA H1 1
Design of Embedded DSP Processors Unit 5: Data access 9/11/2017 Unit 5 of TSEA26-2017 H1 1 Data memory in a Processor Store Data FIFO supporting DSP executions Computing buffer Parameter storage Access
More informationDesign of Embedded DSP Processors Unit 2: Design basics. 9/11/2017 Unit 2 of TSEA H1 1
Design of Embedded DSP Processors Unit 2: Design basics 9/11/2017 Unit 2 of TSEA26-2017 H1 1 ASIP/ASIC design flow We need to have the flow in mind, so that we will know what we are talking about in later
More information04 - DSP Architecture and Microarchitecture
September 11, 2014 Conclusions - Instruction set design An assembly language instruction set must be more efficient than Junior Accelerations shall be implemented at arithmetic and algorithmic levels.
More informationDesign of Embedded DSP Processors Unit 7: Programming toolchain. 9/26/2017 Unit 7 of TSEA H1 1
Design of Embedded DSP Processors Unit 7: Programming toolchain 9/26/2017 Unit 7 of TSEA26 2017 H1 1 Toolchain introduction There are two kinds of tools 1.The ASIP design tool for HW designers Frontend
More informationDesign of Embedded DSP Processors
Design of Embedded DSP Processors Unit 10: Integration and Verification 10/3/2017 Unit 10 of TSEA26 2017 H1 1 Three integrations 1. Hardware integration (Integration of RTL codes) 2. Integration of the
More informationExamination Design of Embedded DSP Processors, TSEA26
Examination Design of Embedded DSP Processors, TSEA26 Date 2011-01-12 Room TER4 Time 14:00-18:00 Course code TSEA26 Exam code TEN 1 Course name Design of Embedded DSP Processors Department ISY, Department
More informationREGISTER TRANSFER LANGUAGE
REGISTER TRANSFER LANGUAGE The operations executed on the data stored in the registers are called micro operations. Classifications of micro operations Register transfer micro operations Arithmetic micro
More informationTwo hours - online EXAM PAPER MUST NOT BE REMOVED FROM THE EXAM ROOM UNIVERSITY OF MANCHESTER SCHOOL OF COMPUTER SCIENCE
COMP 12111 Two hours - online This paper version is made available as a backup In this event, only MCQ answers written in the boxes on the exam paper will be marked. EXAM PAPER MUST NOT BE REMOVED FROM
More informationUNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents Memory: Introduction, Random-Access memory, Memory decoding, ROM, Programmable Logic Array, Programmable Array Logic, Sequential programmable
More informationFPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1
FPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1 Anurag Dwivedi Digital Design : Bottom Up Approach Basic Block - Gates Digital Design : Bottom Up Approach Gates -> Flip Flops Digital
More informationNote that none of the above MAY be a VALID ANSWER.
ECE 270 Learning Outcome 4-1 - Practice Exam / Solution OUTCOME #4: An ability to design and implement computer logic circuits. Multiple Choice select the single most appropriate response for each question.
More informationBUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book
BUILDING BLOCKS OF A BASIC MICROPROCESSOR Part PowerPoint Format of Lecture 3 of Book Decoder Tri-state device Full adder, full subtractor Arithmetic Logic Unit (ALU) Memories Example showing how to write
More informationDesign of Embedded DSP Processors Unit 8: Firmware design and benchmarking. 9/27/2017 Unit 8 of TSEA H1 1
Design of Embedded DSP Processors Unit 8: Firmware design and benchmarking 9/27/2017 Unit 8 of TSEA26 2017 H1 1 Contents Introduction to FW and its coding flow 1. Application modeling under HW constraints
More informationEECS Components and Design Techniques for Digital Systems. Lec 20 RTL Design Optimization 11/6/2007
EECS 5 - Components and Design Techniques for Digital Systems Lec 2 RTL Design Optimization /6/27 Shauki Elassaad Electrical Engineering and Computer Sciences University of California, Berkeley Slides
More informationDigital Design with FPGAs. By Neeraj Kulkarni
Digital Design with FPGAs By Neeraj Kulkarni Some Basic Electronics Basic Elements: Gates: And, Or, Nor, Nand, Xor.. Memory elements: Flip Flops, Registers.. Techniques to design a circuit using basic
More information04 - DSP Architecture and Microarchitecture
September 11, 2015 Memory indirect addressing (continued from last lecture) ; Reality check: Data hazards! ; Assembler code v3: repeat 256,endloop load r0,dm1[dm0[ptr0++]] store DM0[ptr1++],r0 endloop:
More information08 - Address Generator Unit (AGU)
October 2, 2014 Todays lecture Memory subsystem Address Generator Unit (AGU) Schedule change A new lecture has been entered into the schedule (to compensate for the lost lecture last week) Memory subsystem
More information1. Choose a module that you wish to implement. The modules are described in Section 2.4.
Chapter 2 Lab 2 - Datapath 2.1 Overview During lab 2 you will complete the RTL code of the ALU and MAC datapaths of the DSP core and write a set of small test programs to verify your implementation. Most
More information14.1 Control Path in General
AGU PC FSM Configuration and status Program address Instruction Instruction decoder DM Operand & result control Exec unit ALU/MAC Results RF Control Path Design Hardware organization and micro architecture
More informationHardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
More informationThe functional block diagram of 8085A is shown in fig.4.1.
Lecture-13 Internal Architecture of Intel 05A The functional block diagram of 05A is shown in fig.4.1. INTA INTR RST7.5 RST5.5 RST6.5 TRAP SOD SID INTERRUPT SERIAL I/O (Internal Bus) FR(S) IR() B() C()
More informationDigital Circuit Design and Language. Datapath Design. Chang, Ik Joon Kyunghee University
Digital Circuit Design and Language Datapath Design Chang, Ik Joon Kyunghee University Typical Synchronous Design + Control Section : Finite State Machine + Data Section: Adder, Multiplier, Shift Register
More informationComputer Architecture
Computer Architecture Lecture 1: Digital logic circuits The digital computer is a digital system that performs various computational tasks. Digital computers use the binary number system, which has two
More informationCS222: Processor Design
CS222: Processor Design Dr. A. Sahu Dept of Comp. Sc. & Engg. Indian Institute of Technology Guwahati Processor Design building blocks Outline A simple implementation: Single Cycle Data pathandcontrol
More informationTSEA44 - Design for FPGAs
2015-11-24 Now for something else... Adapting designs to FPGAs Why? Clock frequency Area Power Target FPGA architecture: Xilinx FPGAs with 4 input LUTs (such as Virtex-II) Determining the maximum frequency
More informationCOMPUTER ORGANIZATION
COMPUTER ORGANIZATION INDEX UNIT-II PPT SLIDES Srl. No. Module as per Session planner Lecture No. PPT Slide No. 1. Register Transfer language 2. Register Transfer Bus and memory transfers 3. Arithmetic
More informationDesign and Implementation of Single Issue DSP Processor Core. Vinodh Ravinath
Design and Implementation of Single Issue DSP Processor Core Examensarbete utfört i Datirteknik Vid Tekniska högskolan i Linköping av Vinodh Ravinath LiTH-ISY-EX--07/4094--SE Linköping 2007 Design and
More informationBasics of Microprocessor
Unit 1 Basics of Microprocessor 1. Microprocessor Microprocessor is a multipurpose programmable integrated device that has computing and decision making capability. This semiconductor IC is manufactured
More informationTopics. Midterm Finish Chapter 7
Lecture 9 Topics Midterm Finish Chapter 7 ROM (review) Memory device in which permanent binary information is stored. Example: 32 x 8 ROM Five input lines (2 5 = 32) 32 outputs, each representing a memory
More informationOne and a half hours. Section A is COMPULSORY UNIVERSITY OF MANCHESTER SCHOOL OF COMPUTER SCIENCE
One and a half hours Section A is COMPULSORY UNIVERSITY OF MANCHESTER SCHOOL OF COMPUTER SCIENCE Fundamentals of Computer Engineering Date: Thursday 21st January 2016 Time: 14:00-15:30 Answer BOTH Questions
More informationVerilog for High Performance
Verilog for High Performance Course Description This course provides all necessary theoretical and practical know-how to write synthesizable HDL code through Verilog standard language. The course goes
More informationDarshan Institute of Engineering & Technology for Diploma Studies Unit - 1
Darshan Institute of Engineering & Technology for Diploma Studies Unit - 1 1. Draw and explain 4 bit binary arithmetic or adder circuit diagram. A binary parallel adder is digital function that produces
More informationChapter 1 Microprocessor architecture ECE 3120 Dr. Mohamed Mahmoud http://iweb.tntech.edu/mmahmoud/ mmahmoud@tntech.edu Outline 1.1 Computer hardware organization 1.1.1 Number System 1.1.2 Computer hardware
More informationChapter 5 Registers & Counters
University of Wisconsin - Madison ECE/Comp Sci 352 Digital Systems Fundamentals Kewal K. Saluja and Yu Hen Hu Spring 2002 Chapter 5 Registers & Counters Originals by: Charles R. Kime Modified for course
More informationMICROPROGRAMMED CONTROL
MICROPROGRAMMED CONTROL Hardwired Control Unit: When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be hardwired. Micro programmed
More informationMicrocomputer Architecture and Programming
IUST-EE (Chapter 1) Microcomputer Architecture and Programming 1 Outline Basic Blocks of Microcomputer Typical Microcomputer Architecture The Single-Chip Microprocessor Microprocessor vs. Microcontroller
More information02 - Numerical Representation and Introduction to Junior
02 - Numerical Representation and Introduction to Junior September 10, 2013 Todays lecture Finite length effects, continued from Lecture 1 How to handle overflow Introduction to the Junior processor Demonstration
More informationFinal Exam Solution Sunday, December 15, 10:05-12:05 PM
Last (family) name: First (given) name: Student I.D. #: Circle section: Kim Hu Department of Electrical and Computer Engineering University of Wisconsin - Madison ECE/CS 352 Digital System Fundamentals
More informationEXPERIMENT NUMBER 11 REGISTERED ALU DESIGN
11-1 EXPERIMENT NUMBER 11 REGISTERED ALU DESIGN Purpose Extend the design of the basic four bit adder to include other arithmetic and logic functions. References Wakerly: Section 5.1 Materials Required
More informationEE577A FINAL PROJECT REPORT Design of a General Purpose CPU
EE577A FINAL PROJECT REPORT Design of a General Purpose CPU Submitted By Youngseok Lee - 4930239194 Narayana Reddy Lekkala - 9623274062 Chirag Ahuja - 5920609598 Phase 2 Part 1 A. Introduction The core
More informationREGISTER TRANSFER AND MICROOPERATIONS
REGISTER TRANSFER AND MICROOPERATIONS Register Transfer Language Register Transfer Bus and Memory Transfers Arithmetic Microoperations Logic Microoperations Shift Microoperations Arithmetic Logic Shift
More informationCSE 141L Computer Architecture Lab Fall Lecture 3
CSE 141L Computer Architecture Lab Fall 2005 Lecture 3 Pramod V. Argade November 1, 2005 Fall 2005 CSE 141L Course Schedule Lecture # Date Day Lecture Topic Lab Due 1 9/27 Tuesday No Class 2 10/4 Tuesday
More informationIn this lecture, we will go beyond the basic Verilog syntax and examine how flipflops and other clocked circuits are specified.
1 In this lecture, we will go beyond the basic Verilog syntax and examine how flipflops and other clocked circuits are specified. I will also introduce the idea of a testbench as part of a design specification.
More informationELCT 501: Digital System Design
ELCT 501: Digital System Lecture 4: CAD tools (Continued) Dr. Mohamed Abd El Ghany, Basic VHDL Concept Via an Example Problem: write VHDL code for 1-bit adder 4-bit adder 2 1-bit adder Inputs: A (1 bit)
More informationSTRUCTURE OF DESKTOP COMPUTERS
Page no: 1 UNIT 1 STRUCTURE OF DESKTOP COMPUTERS The desktop computers are the computers which are usually found on a home or office desk. They consist of processing unit, storage unit, visual display
More informationComputer Organization
Computer Organization! Computer design as an application of digital logic design procedures! Computer = processing unit + memory system! Processing unit = control + datapath! Control = finite state machine
More informationFor Example: P: LOAD 5 R0. The command given here is used to load a data 5 to the register R0.
Register Transfer Language Computers are the electronic devices which have several sets of digital hardware which are inter connected to exchange data. Digital hardware comprises of VLSI Chips which are
More informationREGISTER TRANSFER AND MICROOPERATIONS
1 REGISTER TRANSFER AND MICROOPERATIONS Register Transfer Language Register Transfer Bus and Memory Transfers Arithmetic Microoperations Logic Microoperations Shift Microoperations Arithmetic Logic Shift
More informationCHAPTER 8: Central Processing Unit (CPU)
CS 224: Computer Organization S.KHABET CHAPTER 8: Central Processing Unit (CPU) Outline Introduction General Register Organization Stack Organization Instruction Formats Addressing Modes 1 Major Components
More informationCS 151 Midterm. (Last Name) (First Name)
CS 151 Midterm Name Student ID Signature :, (Last Name) (First Name) : : Instructions: 1. Please verify that your paper contains 13 pages including this cover. 2. Write down your Student-Id on the top
More informationCHAPTER 4: Register Transfer Language and Microoperations
CS 224: Computer Organization S.KHABET CHAPTER 4: Register Transfer Language and Microoperations Outline Register Transfer Language Register Transfer Bus and Memory Transfers Arithmetic Microoperations
More information1. Micro Architecture and Finite Length. Olle Seger Andreas Ehliar Dake Liu, Rizwan Azhgar
1. Micro Architecture and Finite Length Olle Seger (olle.seger@liu.se) Andreas Ehliar (ehliar@isy.liu.se) Dake Liu, Rizwan Azhgar 1 Outline Introduction Some Administrative Information Basic Components
More informationBlog -
. Instruction Codes Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc) Modern processor is a very complex device It contains Many
More informationLecture Topics. Announcements. Today: Integer Arithmetic (P&H ) Next: continued. Consulting hours. Introduction to Sim. Milestone #1 (due 1/26)
Lecture Topics Today: Integer Arithmetic (P&H 3.1-3.4) Next: continued 1 Announcements Consulting hours Introduction to Sim Milestone #1 (due 1/26) 2 1 Overview: Integer Operations Internal representation
More informationCAD for VLSI Design - I. Lecture 21 V. Kamakoti and Shankar Balachandran
CAD for VLSI Design - I Lecture 21 V. Kamakoti and Shankar Balachandran Overview of this Lecture Understanding the process of Logic synthesis Logic Synthesis of HDL constructs Logic Synthesis What is this?
More informationJob Posting (Aug. 19) ECE 425. ARM7 Block Diagram. ARM Programming. Assembly Language Programming. ARM Architecture 9/7/2017. Microprocessor Systems
Job Posting (Aug. 19) ECE 425 Microprocessor Systems TECHNICAL SKILLS: Use software development tools for microcontrollers. Must have experience with verification test languages such as Vera, Specman,
More informationUNIT-II. Part-2: CENTRAL PROCESSING UNIT
Page1 UNIT-II Part-2: CENTRAL PROCESSING UNIT Stack Organization Instruction Formats Addressing Modes Data Transfer And Manipulation Program Control Reduced Instruction Set Computer (RISC) Introduction:
More informationBinary Adders. Ripple-Carry Adder
Ripple-Carry Adder Binary Adders x n y n x y x y c n FA c n - c 2 FA c FA c s n MSB position Longest delay (Critical-path delay): d c(n) = n d carry = 2n gate delays d s(n-) = (n-) d carry +d sum = 2n
More informationChapter 5. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 5 <1>
Chapter 5 Digital Design and Computer Architecture, 2 nd Edition David Money Harris and Sarah L. Harris Chapter 5 Chapter 5 :: Topics Introduction Arithmetic Circuits umber Systems Sequential Building
More informationCOSC 243. Computer Architecture 1. COSC 243 (Computer Architecture) Lecture 6 - Computer Architecture 1 1
COSC 243 Computer Architecture 1 COSC 243 (Computer Architecture) Lecture 6 - Computer Architecture 1 1 Overview Last Lecture Flip flops This Lecture Computers Next Lecture Instruction sets and addressing
More informationVHDL for Synthesis. Course Description. Course Duration. Goals
VHDL for Synthesis Course Description This course provides all necessary theoretical and practical know how to write an efficient synthesizable HDL code through VHDL standard language. The course goes
More information07 - Program Flow Control
September 23, 2014 Schedule change this week The lecture on thursday needs to move Lab computers The current computer lab (Bussen) is pretty nice since it has dual monitors However, the computers does
More information6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )
6. Combinational Circuits George Boole (85 864) Claude Shannon (96 2) Signals and Wires Digital signals Binary (or logical ) values: or, on or off, high or low voltage Wires. Propagate digital signals
More informationRegister Transfer Level
Register Transfer Level Something between the logic level and the architecture level A convenient way to describe synchronous sequential systems State diagrams for pros Hierarchy of Designs The design
More informationUNIT-III REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT
UNIT-III 1 KNREDDY UNIT-III REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT Register Transfer: Register Transfer Language Register Transfer Bus and Memory Transfers Arithmetic Micro operations Logic
More informationClass Notes. Dr.C.N.Zhang. Department of Computer Science. University of Regina. Regina, SK, Canada, S4S 0A2
Class Notes CS400 Part VI Dr.C.N.Zhang Department of Computer Science University of Regina Regina, SK, Canada, S4S 0A2 C. N. Zhang, CS400 83 VI. CENTRAL PROCESSING UNIT 1 Set 1.1 Addressing Modes and Formats
More informationComputer Architecture Programming the Basic Computer
4. The Execution of the EXCHANGE Instruction The EXCHANGE routine reads the operand from the effective address and places it in DR. The contents of DR and AC are interchanged in the third microinstruction.
More informationCHAPTER 5 Basic Organization and Design Outline Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle
CS 224: Computer Organization S.KHABET CHAPTER 5 Basic Organization and Design Outline Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions
More informationMicrocomputers. Outline. Number Systems and Digital Logic Review
Microcomputers Number Systems and Digital Logic Review Lecture 1-1 Outline Number systems and formats Common number systems Base Conversion Integer representation Signed integer representation Binary coded
More informationDSP Resources. Main features: 1 adder-subtractor, 1 multiplier, 1 add/sub/logic ALU, 1 comparator, several pipeline stages
DSP Resources Specialized FPGA columns for complex arithmetic functionality DSP48 Tile: two DSP48 slices, interconnect Each DSP48 is a self-contained arithmeticlogical unit with add/sub/multiply/logic
More informationCOMPUTER ORGANIZATION AND ARCHITECTURE
Page 1 1. Which register store the address of next instruction to be executed? A) PC B) AC C) SP D) NONE 2. How many bits are required to address the 128 words of memory? A) 7 B) 8 C) 9 D) NONE 3. is the
More informationRegister Transfer and Micro-operations
Register Transfer Language Register Transfer Bus Memory Transfer Micro-operations Some Application of Logic Micro Operations Register Transfer and Micro-operations Learning Objectives After reading this
More informationManual to use the simulator for computer organization and architecture
Manual to use the simulator for computer organization and architecture Developed by the Department of CSE, IIT kharagpur This simulator has been developed as a virtual lab which is an initiative of Ministry
More informationComputer Architecture and Organization: L04: Micro-operations
Computer Architecture and Organization: L4: Micro-operations By: A. H. Abdul Hafez Abdul.hafez@hku.edu.tr, ah.abdulhafez@gmail.com, hafez@research.iiit.ac.in 1 Outlines 1. Arithmetic microoperation 2.
More informationCSE 141 Computer Architecture Summer Session Lecture 3 ALU Part 2 Single Cycle CPU Part 1. Pramod V. Argade
CSE 141 Computer Architecture Summer Session 1 2004 Lecture 3 ALU Part 2 Single Cycle CPU Part 1 Pramod V. Argade Reading Assignment Announcements Chapter 5: The Processor: Datapath and Control, Sec. 5.3-5.4
More information16.1. Unit 16. Computer Organization Design of a Simple Processor
6. Unit 6 Computer Organization Design of a Simple Processor HW SW 6.2 You Can Do That Cloud & Distributed Computing (CyberPhysical, Databases, Data Mining,etc.) Applications (AI, Robotics, Graphics, Mobile)
More informationChapter 4. MARIE: An Introduction to a Simple Computer. Chapter 4 Objectives. 4.1 Introduction. 4.2 CPU Basics
Chapter 4 Objectives Learn the components common to every modern computer system. Chapter 4 MARIE: An Introduction to a Simple Computer Be able to explain how each component contributes to program execution.
More informationTopics. Midterm Finish Chapter 7
Lecture 9 Topics Midterm Finish Chapter 7 Xilinx FPGAs Chapter 7 Spartan 3E Architecture Source: Spartan-3E FPGA Family Datasheet CLB Configurable Logic Blocks Each CLB contains four slices Each slice
More informationComputer Organization. Structure of a Computer. Registers. Register Transfer. Register Files. Memories
Computer Organization Structure of a Computer Computer design as an application of digital logic design procedures Computer = processing unit + memory system Processing unit = control + Control = finite
More informationFinite State Machines (FSMs) and RAMs and CPUs. COS 116, Spring 2011 Sanjeev Arora
Finite State Machines (FSMs) and RAMs and CPUs COS 116, Spring 2011 Sanjeev Arora Recap Combinational logic circuits: no cycles, hence no memory Sequential circuits: cycles allowed; can have memory as
More informationECE 2300 Digital Logic & Computer Organization. More Single Cycle Microprocessor
ECE 23 Digital Logic & Computer Organization Spring 28 More Single Cycle Microprocessor Lecture 6: HW6 due tomorrow Announcements Prelim 2: Tues April 7, 7:3pm, Phillips Hall Coverage: Lectures 8~6 Inform
More information1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.
(1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic
More informationLecture 7: Instruction Set Architectures - IV
Lecture 7: Instruction Set Architectures - IV Last Time Register organization Memory issues (endian-ness, alignment, etc.) Today Exceptions General principles of ISA design Role of compiler Computer arithmetic
More informationControl and Datapath 8
Control and Datapath 8 Engineering attempts to develop design methods that break a problem up into separate steps to simplify the design and increase the likelihood of a correct solution. Digital system
More informationa, b sum module add32 sum vector bus sum[31:0] sum[0] sum[31]. sum[7:0] sum sum overflow module add32_carry assign
I hope you have completed Part 1 of the Experiment. This lecture leads you to Part 2 of the experiment and hopefully helps you with your progress to Part 2. It covers a number of topics: 1. How do we specify
More informationNikhil Gupta. FPGA Challenge Takneek 2012
Nikhil Gupta FPGA Challenge Takneek 2012 RECAP FPGA Field Programmable Gate Array Matrix of logic gates Can be configured in any way by the user Codes for FPGA are executed in parallel Configured using
More informationCOMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital
Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital hardware modules that accomplish a specific information-processing task. Digital systems vary in
More informationPESIT Bangalore South Campus
INTERNAL ASSESSMENT TEST I Date: 30/08/2017 Max Marks: 40 Subject & Code: Computer Organization 15CS34 Semester: III (A & B) Name of the faculty: Mrs.Sharmila Banu.A Time: 8.30 am 10.00 am Answer any FIVE
More informationRegister Transfer Level in Verilog: Part I
Source: M. Morris Mano and Michael D. Ciletti, Digital Design, 4rd Edition, 2007, Prentice Hall. Register Transfer Level in Verilog: Part I Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National
More informationToday. Comments about assignment Max 1/T (skew = 0) Max clock skew? Comments about assignment 3 ASICs and Programmable logic Others courses
Today Comments about assignment 3-43 Comments about assignment 3 ASICs and Programmable logic Others courses octor Per should show up in the end of the lecture Mealy machines can not be coded in a single
More informationComputer Organization and Technology Processor and System Structures
Computer Organization and Technology Processor and System Structures Assoc. Prof. Dr. Wattanapong Kurdthongmee Division of Computer Engineering, School of Engineering and Resources, Walailak University
More informationBasic Computer Organization - Designing your first computer. Acknowledgment: Most of the slides are adapted from Prof. Hyunsoo Yoon s slides.
Basic Computer Organization - Designing your first computer Acknowledgment: Most of the slides are adapted from Prof. Hyunsoo Yoon s slides. 1 This week- BASIC COMPUTER ORGANIZATION AND DESIGN Instruction
More informationFPGA for Software Engineers
FPGA for Software Engineers Course Description This course closes the gap between hardware and software engineers by providing the software engineer all the necessary FPGA concepts and terms. The course
More informationVerilog Fundamentals. Shubham Singh. Junior Undergrad. Electrical Engineering
Verilog Fundamentals Shubham Singh Junior Undergrad. Electrical Engineering VERILOG FUNDAMENTALS HDLs HISTORY HOW FPGA & VERILOG ARE RELATED CODING IN VERILOG HDLs HISTORY HDL HARDWARE DESCRIPTION LANGUAGE
More informationCPE300: Digital System Architecture and Design
CPE300: Digital System Architecture and Design Fall 2011 MW 17:30-18:45 CBC C316 Arithmetic Unit 10122011 http://www.egr.unlv.edu/~b1morris/cpe300/ 2 Outline Recap Fixed Point Arithmetic Addition/Subtraction
More informationDesign of Digital Circuits 2017 Srdjan Capkun Onur Mutlu (Guest starring: Frank K. Gürkaynak and Aanjhan Ranganathan)
Microarchitecture Design of Digital Circuits 27 Srdjan Capkun Onur Mutlu (Guest starring: Frank K. Gürkaynak and Aanjhan Ranganathan) http://www.syssec.ethz.ch/education/digitaltechnik_7 Adapted from Digital
More informationAssembly Language Programming of 8085
Assembly Language Programming of 8085 Topics 1. Introduction 2. Programming model of 8085 3. Instruction set of 8085 4. Example Programs 5. Addressing modes of 8085 6. Instruction & Data Formats of 8085
More informationContents. Chapter 9 Datapaths Page 1 of 28
Chapter 9 Datapaths Page of 2 Contents Contents... 9 Datapaths... 2 9. General Datapath... 3 9.2 Using a General Datapath... 5 9.3 Timing Issues... 7 9.4 A More Complex General Datapath... 9 9.5 VHDL for
More information