Interconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis. IConnect TDR Software.
|
|
- Magnus Simmons
- 5 years ago
- Views:
Transcription
1 Rev. 8/27/21 Interconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis IConnect TDR Software TDA Systems, Inc. Outline TDR Impedance Measurements in IConnect Interconnect Signal Integrity Modeling and Model Validation in IConnect Interconnect Failure Analysis in IConnect 1
2 Collateral Presentation Handouts Application materials TDR FAQ TDR References Signal Integrity Interconnect Significance Signal Integrity (SI): Digital Becomes Analog At high frequencies crosstalk and signal reflections can be perceived as logic triggers, and can be responsible for erroneous signal patterns EE Times, April 17, 1998, Special Section on Interconnects 2
3 Signal Integrity Interconnect Significance Interconnects at High Speeds Interconnects become transmission lines Interconnect discontinuities become lumped L-C networks Package Board Board Package Signal Integrity Interconnect Significance Signal Integrity Issues Propagation delay Reflections Crosstalk Loss Ground bounce Dispersion! SPICE/IBIS simulations and accurate interconnect models are required 3
4 Signal Integrity Interconnect Significance Consequences of Poor Signal Integrity Jitter and eye diagram degradation Result of losses and crosstalk Model with lossy and coupled line models Signal distortion, digital switching errors Result from crosstalk, reflections and ringing Crosstalk -> need coupled line modeling Reflections -> need impedance measurement accuracy and transmission line modeling Ringing -> need lumped element and transmission line modeling Signal Integrity Interconnect Significance Benefits of Addressing the Signal Integrity Early Avoid recalls and design failures $ Get product to market in time $ Avoid delays in time-critical design phases Lower design costs $ No redesigns results in savings! Achieve higher-performance system $ Gain market share with a better product 4
5 Signal Integrity Interconnect Significance Critical Interconnect Components PCB traces Single-run Differential On different layers PCB Vias Connectors and cable-connector assemblies Packages and multichip modules Sockets Failure Analysis Interconnect Significance Failure Analysis Issues Broken trace / bondwire (open) Lead to ground short Partial short or open Lead to lead short Plane to plane short 5
6 When is Interconnect Lumped? t prop delay t rise Practical rule of short or lumped (RLC) interconnect t rise > t prop delay 6 What are you trying to learn today? TDR Measurement s Measurement Basics Impedance Measurements Interconnect Probing and Fixturing Interconnect SI Modeling IConnect Modeling Methodology L and C Computation Transmission Line Modeling Coupled and Differential Line Modeling Lossy Line Modeling Interconnect FA " " " Open fault location Short fault location 6
7 Outline TDR Impedance Measurements in IConnect Basics True Impedance Profile Probing and Fixturing Interconnect Signal Integrity Modeling and Model Validation in IConnect Interconnect Failure Analysis in IConnect TDR Measurements Basics TDR Measurement Setup Cables TDR probe with signal and ground connections TDR Instrument 7
8 TDR Measurements Basics TDR Block Diagram V R source TDR Oscilloscope Front Panel V incident Cable: Z, td R source = 5 Ω Z = 5 Ω then V incident = ½V V reflected DUT: Z DUT Z termination TDR Measurements Basics TDR Visual Representation V Open circuit V Z load / (Z load + Z ) Z load > Z ½ V Matched load ½ V Short circuit Z load < Z 8
9 TDR Measurements Basics Practical Session Time base setup Vertical scale setup TDR setup Averaging and filtering Basic instrument calibration and operating conditions Normalization TDR Measurements Basics TDR Basic Equations ρ = V V reflected incident = Z Z load load Z + Z 2 t d V measured = V incident +V reflected V reflected = V incident Z Z DUT DUT Z + Z V incident Z DUT 1+ ρ V = Z = Z 1 ρ V incident incident + V V reflected reflected = Z 2 V V incident measured V measured 9
10 TDR Measurements Basics Inductance and Capacitance Analysis Shunt C discontinuity ½ V Z Z ½ V Series L discontinuity Z Z ½ V L-C discontinuity Z Z ½ V C-L-C discontinuity Z Z TDR Measurements Basics TDR Rise Time and Resolution Accepted rule of thumb for resolving two discontinuities t To resolve a 1 and a 2 as separate separate discontinuities: a 1 a 2 t separate > t TDR_risetime /2 More real case: resolving a single discontinuity a 1 t single a1 is not resolved if t single << t TDR_risetime Going beyond the TDR resolution and risetime: relative techniques Signal integrity modeling JEDEC standard Failure analysis golden device comparisons 1
11 TDR Measurements Basics Differential TDR Virtual ground plane Even and odd mode measurements R source Cable: Z, td V V TDR Oscilloscope Front Panel Virtual ground V incident V reflected DUT: Z DUT Cable: Z, td R source TDR Measurements Basics Practical Session Time base setup Vertical scale setup TDR setup Averaging and filtering Basic instrument calibration and operating conditions 11
12 Outline TDR Impedance Measurements in IConnect Impedance Measurements and IConnect TDR Software True Impedance Profile Appnote: PCB Interconnect Characterization from TDR Measurements Probing and Fixturing Interconnect Signal Integrity Modeling and Model Validation in IConnect Interconnect Failure Analysis in IConnect Impedance Accuracy TDR Multiple Reflection Effects Z Z 1 Z 2 Z 3 Z 4 V transmitted1 V reflected1 V reflected2 t Time Direction of propagation 12
13 Impedance Accuracy IConnect Computation of the True Impedance Profile V V V reflected 1 reflected 2 reflected 3 = ρ V 1 = t ρ V = 2 1 incident 1 2 incident 1 + ρ V 1 incident ( t1 t 2 ρ 32 t1 ρ 2 ρ 1 ) Vincident 1 + t1 ρ 2V incident 2 + ρ 1V incident 3 V V V V reflected1 reflected 2 reflected 3 M reflectedn k k = k M k n k k k 1 2 n 1 k k 1 n 2 L O L V V M V k V 1 incident1 incident 2 incident 3 M incidentn Impedance Accuracy Board Trace IConnect Z-line 13
14 Impedance Accuracy Package Trace IConnect Z-line Impedance Accuracy IConnect TDR Software Z-line Algorithm Ensures accurate impedance measurements Also called Impedance De-embedding, Peeling, Inverse Scattering Minimizes effects of multiple reflections Computes true impedance profile Enables model generation compute SPICE model output cursor readout for Z, td, L and C Limitations: data noise may interfere with accuracy use scope averaging use software noise filtering line loss may cause problems 14
15 Outline TDR Impedance Measurements in IConnect Interconnect Probing and Fixturing Quick Guide: Interconnect Probing Quick Guide Interconnect Signal Integrity Modeling and Model Validation in IConnect Interconnect Failure Analysis in IConnect Probing and Fixturing Probing and Fixturing Issues Probing is the weakest link! Start with a probe 5 Ohm for TDR measurements must be rugged and inexpensive ensure stable repeatable contact large pitch* means small bandwidth variable pitch means poor repeatability ensure sufficient compliance * Pitch: center-to-center signal to ground pad spacing 15
16 Probing and Fixturing Probe Bandwidth Selection Determine the required signal bandwidth BW =. 35 rise time t rise BW = 6 clock f cloc k BW = max( BW 3, BW DUT rise time clock ) Determine the required probe bandwidth BW > probe BW DUT Probing and Fixturing Package and Connector Probing Use a high-quality probe (and positioner) Need an interface adapter or fixture to probe Fixturing requirements Reproduce the real application environment Ensure easy fixture de-embedding (reference short and open structures may be needed) Vias to package leads Signal- Ground Probe Package PCB provides ground connections Fixture ground plane PCB provides ground connections PCB trace to package lead Package Fixture ground plane Via to ground for reference measurements 16
17 Probing and Fixturing Board Probing Ensure good contact to a via (via probing is a challenge for microwave probe) Ensure ground contacts near your signals Variable pitch is a sad necessity if there are no ground nearby TDR probes from TDR manufacturer Variable pitch probes from probe manufacturers Measurements suffer from poor repeatability and decrease the instrument usable bandwidth Probing and Fixturing Probing vs. Fixturing Probing advantages: Maximum flexibility for multiple device measurements No fixture de-embedding required But: Requires DUT to have easily accessible contact areas Positioning system may be expensive Fixturing advantages: Evaluate the DUT in its intended environment of use (example: package on a board) Great flexibility for specific DUT But: Difficult to change after the fixture has been designed Must de-embed fixturing from measurements! These approaches are complementary!! Fixturing is thinking ahead about how you will probe! 17
18 Outline " TDR Impedance Measurements in IConnect Interconnect Signal Integrity Modeling in IConnect IConnect TDR Software Modeling Methodology L and C Computation and Short Interconnect Analysis Single-ended TDR Transmission Line Modeling Differential TDR Coupled-Transmission Line Modeling Lossy Transmission Line Modeling Interconnect Failure Analysis in IConnect IConnect Modeling Methodology Goals and Model Validity Goal: create SPICE /IBIS models to predict interconnect performance Model required range of validity is defined by a greater of signal rise time: f bw =.35 / t rise It may be desired to extend the required range of model validity beyond f bw 18
19 IConnect Modeling Methodology How Will the Results Be Used? Simulate your I/O Bus from Driver to Receiver In SPICE or IBIS Predict signal integrity issues Jitter, loss, crosstalk, reflections, ringing # Optimize the Interconnect for best signal integrity IConnect Modeling Methodology Interconnect Models Lumped L Distributed C Z Mixed L Z C Coupled Z 1 Lossy L R Z 2 C G 19
20 IConnect Modeling Methodology Why Measurement-Based Modeling? Analytical model may differ from reality: Accuracy and assumptions of the analytical tool Material properties may not be available Geometries may not be available Component manufacturing tolerances Accurate measurement is the true representation of reality Analytical models must be validated with measurement Accurate models achieved through prototype characterization IConnect Modeling Methodology Measurement Based Approach TDR Measurements Extracted interconnect, TDR source model Direct link to simulators Automatic comparison of simulation and measurement in IConnect waveform viewer 2
21 IConnect Modeling Methodology Connector: Correlate Model to Physical Structure PCB section Cable section Partition 1 Partition 2 Package: Correlate Model to Physical Structure IConnect Modeling Methodology Package Board trace Board trace Bondwire Package Shelf Bondwire Die Pad Board Pad Package Model 21
22 IConnect Modeling Methodology TDR Measurement IConnect TDR Software IConnect SPICE / IBIS Simulation Package Board Field Solver Analysis Accurate validated models for interconnects IConnect Modeling Methodology Frequency or Time Domain? VNA: Steady state measurements Very high dynamic range Black box S- parameter results Single-element modeling capabilities TDR: Transient measurements Windowing capability Can model complex structures but multiple reflections impede accuracy 22
23 IConnect Modeling Methodology Frequency or Time Domain Interconnect properties Typically are complex multi-element structures Interconnects are broadband structures Measurements do not require high dynamic range Interconnects are NOT strongly resonant structures, 4dB dynamic range is sufficient Measurement DO require good spatial (time) resolution that TDR provides Summary: Use Time Domain as primary modeling tool Use frequency domain to model secondary effects IConnect Modeling Methodology Behavioral or Physical Model? Physical (TDR) Correlates to the interconnect geometry Allows to isolate the signal integrity issues TDR interconnect modeling Behavioral (VNA) Does not correlate to geometry Matches the frequency or time response VNA interconnect modeling Package Board trace Package Board trace Bondwire Package Shelf Bondwire Board Pad Die Pad Package Model Board trace Single-element model OR Behaviorial model OR S-parameters S S S21 S22 Physical model: correlates to the DUT geometry 23
24 IConnect Modeling Methodology SPICE or IBIS? Interconnect models are not substantially different in SPICE and IBIS You can create either models with TDR Main functional difference is in active component models (driver/receiver) You choice which to use for simulations Outline " TDR Impedance Measurements in IConnect Interconnect Signal Integrity Modeling in IConnect L and C Computation and Short Interconnect Analysis Appnote: TDR Techniques for Characterization and Modeling of Electronic Packaging Single-ended TDR Transmission Line Modeling Differential TDR Coupled-Transmission Line Modeling Lossy Transmission Line Modeling Interconnect Failure Analysis in IConnect 24
25 IConnect Short Interconnect Modeling Using a Lumped Model for an Interconnect t prop delay t rise Practical rule of short or lumped (RLC) interconnect t rise > t prop delay 6 IConnect Short Interconnect Modeling What Are Short Interconnects? Example: at 5ps rise time, the following interconnects can be considered short: IC packages Connectors Sockets Vias on the board 25
26 IConnect Short Interconnect Modeling Single Parasitic Inductance V R source TDR Oscilloscope Front Panel V incident Cable: Z, td V reflected L V ref short L V TDR 1 L = 2 t t 2 1 Z( t) dt = Z V t 1 ( V V )dt TDR ref short IConnect Short Interconnect Modeling Single-Ended TDR: Package Lead Inductance L Measurements TDR into the package lead Measure reflection Measure near-end crosstalk in adjacent lead Package leads TDR waveform: TDR into package lead. Short all the leads to ground on the inside of the package. Short the leads that are not being measured to ground on the outside of the package. Short waveform: TDR into the short ; connect the probe signal contact to ground on a conductive (metal) pad Package under test Short lead ends to ground W short L L Induced waveform: Measure near end crosstalk with far end of the victim openended Background waveform: Corrects for the noise and scope DC offset L W TDR V induced L mutual Z self = ( WTDR Wshort ) dt 2 V Z mutual = ( Winduced Wbackground ) 2 V V background noise dt 26
27 IConnect Short Interconnect Modeling Single Parasitic Capacitance V R source TDR Oscilloscope Front Panel V incident Cable: Z, td V reflected C Open V ref open C V TDR C = 1 2 t2 1 1 dt = Z( t) Z V t1 t1 ( V V )dt ref open TDR IConnect Short Interconnect Modeling Single-Ended TDR: Package Lead Capacitance C Measurements TDR into the package lead Measure reflection Measure near-end crosstalk in adjacent lead Package leads Package under test Keep lead ends open TDR waveform: TDR into package lead Short the leads that are not being measured to ground on the outside of the package Open waveform: TDR into the open ;disconnect the probe from the DUT or remove the DUT from the fixture W open C C C W TDR 1 self = ( Wopen WTDR ) 2 Z V Induced waveform: Measure near end crosstalk with far end of the victim openended Background waveform: Corrects for the noise and scope DC offset dt V induced C mutual V background noise 1 mutual = ( Winduced Wbackground ) 2 Z V dt 27
28 IConnect Short Interconnect Modeling Even-Odd Mode Impedance Profile Measure odd mode TDR with differential stimulus, and even mode TDR with common mode stimulus TDR into the two adjacent socket lead with differential and common mode stimulus Package leads Package under test self ( Z t Z t ) 1 L = + 2 L m = 2 1 even even odd odd ( Z t Z t ) even even odd odd C C tot m 1 t = 2 Z 1 t = 2 Z odd odd odd odd t + Z t Z even even even even C total = C self + C m IConnect Short Interconnect Modeling Inductance and Even-Odd Mode Measurements 28
29 IConnect Short Interconnect Modeling Adjacent-Opposite Mode Analysis Differential measurement of adjacent leads Package leads Package under test L total adjacent = L self L mutual L self = L total opposite L mutual = L total opposite -L total adjacent Differential measurement of orthogonal leads IConnect Short Interconnect Modeling Techniques for Various Packages SOIC TSOP PGA QFP Small BGA, LGA Large BGA, LGA MCM CSP Model required C L C L Distributed, coupled Distributedcoupled Distributedcoupled Distributedcoupled Distributedcoupled C L Primary modeling method Lumped Adjacentopposite Lumped Adjacentopposite Impedance profile Even-odd impedance Even-odd impedance Impedance profile Impedance profile Lumped Adjacentopposite Secondary modeling method Lumped Lumped Even-odd impedance Lumped, adjacent-opp. Lumped, adjacent-opp. Even-odd impedance Even-odd impedance Lumped 29
30 Outline " TDR Impedance Measurements in IConnect Interconnect Signal Integrity Modeling in IConnect Single-ended TDR Transmission Line Modeling Appnote: PCB Interconnect Characterization from TDR Measurements Differential TDR Coupled-Transmission Line Modeling Lossy Transmission Line Modeling Interconnect Failure Analysis in IConnect IConnect Single-Ended TDR Techniques Transmission line Z and t d Directly available from impedance profile Eliminate confusion about: exact impedance value exact electrical length of the lines Z 1 Z 2 t d 3
31 IConnect Single-Ended TDR Techniques Via L and C 1 t L = 2 Z( t) dt C = 2 dt Z( t) t1 1 t t1 t 2 t 1 t 1 t 2 IConnect Single-Ended TDR Techniques IConnect Modeling Process Measure and acquire Process data Extract model Simulate, compare and verify 31
32 IConnect Single-Ended TDR Techniques Modeling in IConnect TDR Software * Name: Automatically Generated.subckt Single port1 port2 gnd_ ****** Partition #1 c1 port1 gnd_ 456f l1 port n ****** Partition #2 t1 1 gnd_ 2 gnd_ Z=5.8 TD=125p.. ****** Partition #4 t3 3 gnd_ port2 gnd_ Z=48.2 TD=19p.ends IConnect Single-Ended TDR Techniques Prepare to Simulate and Validate 32
33 IConnect Single-Ended TDR Techniques Simulation and Validation Results IConnect Single-Ended TDR Techniques Using Rise Time Filtering to Achieve Simple Models 33
34 Outline " TDR Impedance Measurements in IConnect Interconnect Signal Integrity Modeling in IConnect Differential TDR Coupled Line Modeling Appnote: Characterization of Differential Interconnect from TDR Measurements Lossy Transmission Line Modeling Interconnect Failure Analysis in IConnect IConnect Differential TDR Techniques Coupled Line Models Predict: Differential line signal propagation Single ended and differential crosstalk Forward Backward Re-reflection Crosstalk-induced jitter 34
35 IConnect Differential TDR Techniques Differential Line Modeling Short interconnect use lumped-coupled model Long interconnect split lines in multiple segments Longer yet interconnect symmetric distributed coupled line model Z odd, t odd Z odd, t odd -Z odd /2, t odd Z even /2, t even IConnect Differential TDR Techniques Symmetrical Coupled Line Model TDR source 1 Board lines TDR source 2 Assumptions: the lines are symmetrical TDR pulses are symmetrical TDR pulses arrive at the lines at the same time at the beginning of both lines 35
36 IConnect Differential TDR Techniques Differential TDR Measurement Setup R source Cable: Z, td Z DUT, t DUT V V TDR Oscilloscope Front Panel V incident V reflected Cable: Z, td Z DUT, t DUT Z termination R source Z termination IConnect Differential TDR Techniques Even/Odd vs. Common/Differential Z odd = L C self tot L + C m m Z even = L C self tot + L C m m odd ( L L )( C C ) t = l + self m tot m t even = l ( L + L )( C C ) self m tot m Z differential = 2 t = t differential Z odd odd Z Z = common even t common = t even 2 36
37 IConnect Differential TDR Techniques Even and Odd Impedance Profile Example Z even >Z self >Z odd t even >t self >t odd Note: - odd mode = differential measurement (two TDR sources of opposite polarity) - even mode = common mode measurement (two TDR sources of the same polarity) IConnect Differential TDR Techniques L-C Even-Odd Mode Analysis for Line with Constant Impedance ( t Z t Z ) 1 L = + 2 even even odd odd C = t Z even even L m = 2 1 ( t Z t Z ) even even odd odd C m 1 t = 2 Z odd odd t Z even even 37
38 IConnect Differential TDR Techniques IConnect Symmetrical Coupled Line Model Z odd, t odd Z Z Z odd, t odd -Z odd /2, t odd Z even /2, t even Z odd, Z even, t odd, t even : directly obtained from odd and even impedance profiles IConnect Differential TDR Techniques IConnect Simplified Symmetrical Coupled Model Z Z Z Z mutual Z Z = Z even Z m Note: Z = 2 Z even Z = odd Z Z even odd Z odd Z even! assume: t odd =t even! Alternatively, for differential lines: t mutual = t odd 38
39 IConnect Differential TDR Techniques IConnect Differential Line Modeling IConnect Differential TDR Techniques Composite Model Generation * Name: Automatically Generated.subckt Symmetric ****** Partition #1 t Z=49.7 TD=92.3p t Z=49.7 TD=92.3p ****** Partition #2 l n c p l n c p c f k1 l1 l2 27m.ends 39
40 IConnect Differential TDR Techniques Model Validation in IConnect IConnect Differential TDR Techniques Coupled LC Computation in IConnect 4
41 Outline " TDR Impedance Measurements in IConnect Interconnect Signal Integrity Modeling in IConnect TDT, Lossy Line Modeling and Eye Diagram Appnote: Practical Characterization of Lossy Transmission Lines Using TDR Appnote: Ensuring Signal Integrity TDR and Frequency Domain Analysis Can Do the Trick Interconnect Failure Analysis in IConnect TDT and IConnect Lossy Lines Effect of Loss Decrease in amplitude Rise time degradation 41
42 TDT and IConnect Lossy Lines Rise time degradation t r signal BW interconnect t interconnect t r final t = interconne ct.35 BW interconnect t 2 2 r final = tr signal + t interconnect TDT and IConnect Lossy Lines Lossy Line Modeling DC resistive losses TDR loss R dc Skin effect losses R skin = R + R f s TDT loss TDR of ideal transmission line skin effect loss Dielectric losses G dielectric = G + G Dispersion d f t rise degradation dielectric loss 42
43 TDT and IConnect Lossy Lines Skin Effect vs. Dielectric Loss TDT and IConnect Lossy Lines IConnect Lossy Line Modeling Use TDT to extract losses directly from time domain measurement 43
44 TDT and IConnect Lossy Lines Compute Skin Effect, Dielectric Loss, RLGC(F) Extracted skin effect and dielectric loss parameters Simulated and measured transmission TDT and IConnect Lossy Lines Loss-Based Eye Diagram Degradation 44
45 Predicted and Measured Eye Diagrams Measured Simulated K28.5 Simulated PRBS TDT and IConnect Lossy Lines Lossy Line Modeling Measure TDT, compute S21 in IConnect 45
46 Outline " TDR Impedance Measurements in IConnect Interconnect Failure Analysis in IConnect Interconnect Signal Integrity Modeling in IConnect Application note: Electronic Package Failure Analysis Using TDR IConnect Failure Analysis TDR as a Failure Analysis Technique Cable TDR probe with signal and ground connections TDR Instrument Similarities with SAM and X-ray: Sends incident signal at the DUT Analyzes the reflection from the DUT 46
47 IConnect Failure Analysis TDR Differences from SAM and X-Ray Stimulus type TDR Electrical SAM Acoustic X-ray X-ray Stimulus delivery medium Direct contact required? Electrical wires Yes, signal and ground Water No Air No Output presented for analysis Ability to locate failures between package layers Package trace reflection profile Good Optical image Poor Optical image Poor IConnect Failure Analysis Opens and Shorts: IConnect FA Methods Signature analysis Comparative analysis Physical vs. Electrical Length Analysis Layer correlation analysis 47
48 IConnect Failure Analysis Signature Analysis: TDR and Impedance Profile V TDR Open >1 Ω Impedance Open 2 t cable 2 t cable ½ V 5 Ω TDR Short Ω Impedance Short IConnect Open Failure Analysis Open Signature Analysis 8 ps (16ps roundtrip) Failure is about 8 ps inside the package 48
49 IConnect Open Failure Analysis Open Comparative Analysis Failed trace waveform overlays directly over the substrate waveform. Conclusion: failure is due to package to-die connection IConnect Open Failure Analysis Physical Analysis, Parallel Lapping 49
50 IConnect Open Failure Analysis TDR Measurement Repeatability This is measurement repeatability issue This is the real failure location IConnect Open Failure Analysis Open Correlation Analysis Simplified package 1 trace geometry Ball Die Trace on layer 1 Via to die Simplified package 2 trace geometry Ball Die Package Via L=2nH Die input C C=8fF Trace on layer 2 Via to die 5
51 IConnect Open Failure Analysis Physical vs. Electrical Length Analysis Vprop average ltotal 1 = V t V C l = t d l t d total total d total IConnect uses ε r C t=45ps l=1mm V prop =4.5ps/mm =.74V C ε r =1.8 ε r average = V V c prop average 2 Vc t = l d total total 2 IConnect Short Failure Analysis Short Failure Analysis 51
52 IConnect Short Failure Analysis Short Failure: Impedance vs. Distance t=63ps l=8.7mm V prop =7.24ps/mm ε r =4.9 IConnect Short Failure Analysis Plane-to-Plane Shorts: Test Vehicle (TV) Typical probe placement 3" Top left probe point Vias to bottom plane Center left probe point Top plane Center probe point Bottom center probe point 1 3/8" (35mm) Bottom left probe point Bottom right probe point 52
53 IConnect Short Failure Analysis Plane-to-Plane Short TV Measurement IConnect Short Failure Analysis Plane-to-Plane Shorts TV Results 3" Top plane Vias to bottom plane left probe point Center probe point Bottom center probe point 1 3/8" (35mm) Physical expectations Left Center Right Top X 2 6 Center Bottom Electrical length results Left Center Right Top X 4 5 Center Bottom Inductance results Left Center Right Top X 3 4 Center Bottom
54 IConnect Short Failure Analysis Plane-to-Plane Shorts: Actual Package 1 Substrate 2 Good die 3 Bad (failing) DUT Substrate 4 ph Good die 6 ph Bad (failing) DUT 8pH IConnect Failure Analysis Signal to Signal or Plane to Plane Shorts Try differential TDR! R source Cable: Z, td V V TDR Oscilloscope Front Panel Virtual ground DUT: Z DUT V V reflected incident Cable: Z, td R source 54
55 Collateral Presentation Handouts Application materials TDR References Outline " TDR Impedance Measurements " Interconnect Failure Analysis " Interconnect Signal Integrity Modeling Discussion and practical session 55
56 Supplementary Information Transmission line equation reference Z = R G + + jwl jwc L C V p = 1 LC L = Z t p C = t Z p 56
57 Basic Stripline and Microstrip Equations w t Z = h ln ε w+ t r h Ground plane Dielectric, εr V p = ε for 1. < w / h < 2. 1< < 15 ε r r ns/ft h 1 Ground plane w Z 6 4 b = ln ε 67. π ( 8. w+ t) r b h 2 t V p = 117. ε r ns/ft Ground plane Dielectric, ε r for w / b < 35. t / b < 25. Propagation Delay Time required for signal to propagate through interconnect Dependent on velocity and interconnect length Examples: prop. delay in vacuum: 1/c light =1 ns/foot (velocity m/sec) propagation delay per length in FR4: 15ps/inch T prop delay = c light l ε eff Z, td, l (length) Propagation delay 57
58 Propagation Delay in Transmission Lines T prop delay = c light l ε eff = l LC C light is speed of light in vacuum (3 1 8 m/sec) ε r Microstrip ε eff depends on ε r of the board material and ε r of air for microstrip L, C are inductance and capacitance per unit length ε r Stripline Can You Ignore Propagation Delay? t prop delay t rise Practical rule of short interconnect t rise > t prop delay 6 58
59 Interconnect vs. IC Propagation Delay IC propagation delay decreases as the IC technology improves Interconnect delay depends only on the length and board material unless ε eff or length decrease, interconnect delays will stay constant T prop delay = c light l ε eff Reflections in Interconnects Interconnects are transmission lines Impedance is the measure of transmission properties of interconnects In any transmission media, at the impedance discontinuity part of the energy is reflected back V incident V reflected Z 1 Z 2 V transmitted Reflection coefficient: V Γ = V reflected incident = Z Z 2 2 Z1 + Z 1 59
60 Reflections Example: Long Interconnect 2 td tr = 1 ps Z, td, l (length) td = 8ps (~5 inches) Digital threshold switching and timing errors are likely Reflections Example: Short Interconnect tr = 2 ns Z, td, l (length) td = 3ps (~2 inches) Rarely a problem 6
61 Can You Ignore Reflections? t prop delay t rise Practical rule of short interconnect t rise > t prop delay 6 Ringing still may occur due to discontinuities (RLC) Crosstalk Energy coupling between adjacent lines Forward (far-end) and backward (near-end) Sum of capacitive and inductive R source Offender: Z 1, t d1 V Victim: Z 2, t d2 V R source V backward V forward 61
62 Forward and Backward Crosstalk Forward crosstalk (near end of the victim) proportional to rise time of the signal on offender proportional to the line length positive for capacitive and negative for inductive near zero for stripline = 1 Lm K f forward crosstalk constant = - C Z 2 m Z Backward Crosstalk not a function of rise time K b sum of capacitive and inductive = l Lm backward crosstalk constant = + C m Z 4 T Z prop delay Crosstalk Formation t V k T 1 T w g r T d V b1 V b2 f b t V f1 V f1 V f2 x 1 x 2 62
63 Crosstalk Observations Signal at the near end of the offending line t d Signal arriving to the far end of the offending line t 1-9 Derivative of the signal on the offending line (negative for dominantly inductive, positive for dominantly capacitive crosstalk Forward crosstalk at the far end of the victim line Total coupled areas are the same (provided only capacitive or only inductive crosstalk is considered) Backward crosstalk at the near end of the victim line 2 t d Rise and fall times are the same as the signal on the offending line Backward crosstalk for short and long line Long line case: 2T d >T 1 Short line case: 2T d <T 1 K b V k K b V k T 1 2 Td 2 T d T1 2 T d +T 1 2 T d 2 T d +T 1 63
64 Crosstalk Example R source Offender: Z 1, t d1 V 5 Ω Victim: Z 2, t d2 R source V V backward V forward Open Losses Skin effect losses R s g π µ = f P σ Ω inch Example (copper): g 7 R = f P - Ω inch Dielectric Losses G = g 2 π f ε tanδ d 64
65 Ground Bounce, or Simultaneous Switching Noise (SSN) IC Power IC I/O Buffer IC Ground Ground lead PCB Power Vcc lead Package lead L Package lead C SSN cause: inductance between IC, package and PCB ground SSN factors: signal rise time number of simultaneously switching buffers package inductance load capacitance PCB Ground Rise Time Degradation t = interconne ct.35 BW interconnect t 2 r final = t signal + t 2 interconne ct 65
66 Dispersion Signal integrity degradation due to pulse dispersion Typically not present strongly in megahertz signals 66
High Speed Characterization Report. DVI-29-x-x-x-xx Mated With DVI Cable
High Speed Characterization Report DVI-29-x-x-x-xx Mated With DVI Cable REVISION DATE: 07-18-2004 TABLE OF CONTENTS Introduction... 1 Product Description... 1 Overview... 2 Results Summary... 3 Time Domain
More informationECE 497 JS Lecture - 21 Noise in Digital Circuits
ECE 497 JS Lecture - 21 Noise in Digital Circuits Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - NL05 program available -
More informationModeling of Gigabit Backplanes from Measurements
Modeling of Gigabit Backplanes from Measurements Introduction In past few years, the communication and computer industries indicate rapidly increasing demand for accurate SPICE and IBIS models that are
More informationCHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK
24 CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK 2.1 INTRODUCTION The high speed digital signal propagates along the transmission lines in the form of transverse electromagnetic (TEM) waves at very
More informationAdvances in Measurement Based Transient Simulation
Time Domain Simulation in ADS, Slide - 1 Advances in Measurement Based Transient Simulation Presented by GigaTest Labs Gary Otonari and Orlando Bell March, 2008 1 Time Domain Simulation in ADS, Slide -
More informationHigh Speed and High Power Connector Design
High Speed and High Power Connector Design Taiwan User Conference 2014 Introduction High speed connector: Electrically small Using differential signaling Data rate >100Mbps High power connector: Static
More informationSAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)
SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) 07-013r7 SAS-2 Zero-Length Test Load Characterization 1 Zero-Length Test Load Provides ideal connection
More informationBoard Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
More informationAgilent Technologies Advanced Signal Integrity
Agilent Technologies Advanced Signal Integrity Measurements for Next Generation High Speed Serial Standards Last Update 2012/04/24 (YS) Appendix VNA or TDR Scope? ENA Option TDR Overview USB 3.0 Cable/Connector
More informationIConnect SW for DSA8300* 1 Sampling Oscilloscope
IConnect SW for DSA8300* 1 Sampling Oscilloscope 80SICMX 80SICON 80SSPAR Data Sheet Easily Analyze Sources of Interconnect Jitter, Losses, Crosstalk, Reflections, and Ringing Analyze Interconnects Concurrently
More informationEMC ISSUES OF WIDE PCB BUSES
EMC ISSUES OF WIDE PCB BUSES Bertalan Eged István Novák Péter Bajor Technical University of Budapest, Department of Microwave Telecommunications A device under test with 17 coupled microstrip traces was
More informationAgilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary
Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary Built-in S-parameter testing Easy and accurate transmission channel/media characterization Transmission lines for high speed
More informationCharacterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App
Chong Min-Jie Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Page Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Min-Jie Chong HPS Product Manager & Planner Oscilloscope
More informationGT Micro D High Speed Characterization Report For Differential Data Applications. Micro-D High Speed Characterization Report
GT-14-19 Micro D For Differential Data Applications GMR7580-9S1BXX PCB Mount MWDM2L-9P-XXX-XX Cable Mount Revision History Rev Date Approved Description A 4/10/2014 C. Parsons/D. Armani Initial Release
More informationAgenda TDR Measurements Using Real World Products
Agenda TDR Measurements Using Real World Products The Case for using both TDR and S-parameters Device Package Analysis - Measure Impedance -C-self Characterizing Device Evaluation Test board Measure Differential
More informationAOZ8900. Ultra-Low Capacitance TVS Diode Array PRELIMINARY. Features. General Description. Applications. Typical Application
Ultra-Low Capacitance TS Diode Array General Description The is a transient voltage suppressor array designed to protect high speed data lines from Electro Static Discharge (ESD) and lightning. This device
More informationA Modular Platform for Accurate Multi- Gigabit Serial Channel Validation
A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation Presenter: Andrew Byers Ansoft Corporation High Performance Electronics: Technical Challenges Faster data rates in increasingly
More informationRClamp TM 0504M RailClamp Low Capacitance TVS Diode Array PRELIMINARY Features
Description RailClamps are surge rated diode arrays designed to protect high speed data interfaces. The RClamp series has been specifically designed to protect sensitive components which are connected
More informationIntegrating ADS into a High Speed Package Design Process
Integrating ADS into a High Speed Package Design Process Page 1 Group/Presentation Title Agilent Restricted Month ##, 200X Agenda High Speed SERDES Package Design Requirements Performance Factor and Design
More informationOptimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation
Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Yuzhe Chen, Zhaoqing Chen and Jiayuan Fang Department of Electrical
More informationEDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk
DesignCon 2007 Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk Ravi Kollipara, Rambus, Inc. ravik@rambus.com, (650) 947-5298 Ben Chia, Rambus, Inc. Dan Oh, Rambus,
More informationSPICE Model Validation Report
EQCD (DV to DV) Cable Assembly Mated with: QTE-xxx-01-x-D-A QSE-xxx-01-x-D-A Description: Cable Assembly, High Data Rate, 0.8mm Pitch Samtec, Inc. 2005 All Rights Reserved TABLE OF CONTENTS INTRODUCTION...
More informationSymbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V
1 Introduction The user guide provides guidelines on how to help you successfully design the CME-M7 board which includes the power supply, configuration, clock, DDR2 or DDR3, high speed USB, LVDS and ADC
More informationMulti-Drop LVDS with Virtex-E FPGAs
Multi-Drop LVDS with Virtex-E FPGAs XAPP231 (Version 1.0) September 23, 1999 Application Note: Jon Brunetti & Brian Von Herzen Summary Introduction Multi-Drop LVDS Circuits This application note describes
More informationTDR/TDT Analysis by Crosstalk in Single and Differential Meander Delay Lines for High Speed PCB Applications
TDR/TDT Analysis by Crosstalk in Single and Differential Meander Delay Lines for High Speed PCB Applications Gawon Kim, Dong Gun Kam, and Joungho Kim Dept. of EECS, KAIST Korea Advanced Institute of Science
More informationAOZ8804A. Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications
Ultra-Low Capacitance TS Diode General Description The is a transient voltage suppressor array designed to protect high speed data lines such as HDMI, USB 3.0, MDDI, SATA, and Gigabit thernet from damaging
More informationCopyright 2011 by Dr. Andrew David Norte. All Rights Reserved.
Near-End Crosstalk Considerations For Coupled Microstriplines David Norte, PhD www.the-signal-and-power-integrity-institute.com Thornton, Colorado, 80234, USA Abstract This paper addresses the impact of
More informationRClamp0522P RClamp0524P
PROTECTION PRODUCTS - RailClamp Description RailClamps are ultra low capacitance TVS arrays designed to protect high speed data interfaces. This series has been specifically designed to protect sensitive
More informationAOZ8102. Ultra-Low Capacitance TVS Diode Array. Features. General Description. Applications. Typical Application
Ultra-Low Capacitance TS Diode Array General Description The is a transient voltage suppressor array designed to protect high speed data lines from SD and lightning. This device incorporates eight surge
More informationMarch 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive
March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive 2018 BiTS Workshop Image: pilgrims49 / istock COPYRIGHT NOTICE The presentation(s)/poster(s) in this publication comprise the Proceedings
More informationCrosstalk Measurements for Signal Integrity Applications. Chris Scholz, Ph.D. VNA Product Manager R&S North America
Crosstalk Measurements for Signal Integrity Applications Chris Scholz, Ph.D. VNA Product Manager R&S North America Outline ı A brief history of crosstalk ı Introduction to crosstalk Definition of crosstalk
More informationAOZ8882. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application
Ultra-Low Capacitance TS Diode Array General Description The AOZ8882 is a transient voltage suppressor array designed to protect high speed data lines such as HDMI, MDDI, USB, SATA, and Gigabit Ethernet
More informationAutomotive Electronics Council Component Technical Committee
ATTACHMENT 3 AEC - Q100-003 REV-E MACHINE MODEL ELECTROSTATIC DISCHARGE TEST Acknowledgment Any document involving a complex technology brings together experience and skills from many sources. The Automotive
More informationApplication Note AN105 A1. PCB Design and Layout Considerations for Adesto Memory Devices. March 8, 2018
Application Note AN105 A1 PCB Design and Layout Considerations for Adesto Memory Devices March 8, 2018 Adesto Technologies 2018 3600 Peterson Way Santa Clara CA. 95054 Phone 408 400 0578 www.adestotech.com
More informationQ2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009
Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction
More informationPackage level Interconnect Options
Package level Interconnect Options J.Balachandran,S.Brebels,G.Carchon, W.De Raedt, B.Nauwelaers,E.Beyne imec 2005 SLIP 2005 April 2 3 Sanfrancisco,USA Challenges in Nanometer Era Integration capacity F
More informationSFC ChipClamp ΤΜ Flip Chip TVS Diode with T-Filter PRELIMINARY Features
Description The SFC2282-50 is a low pass T-filter with integrated TVS diodes. It is designed to provide bidirectional filtering of EMI/RFI signals and electrostatic discharge (ESD) protection in portable
More informationSession 4a. Burn-in & Test Socket Workshop Burn-in Board Design
Session 4a Burn-in & Test Socket Workshop 2000 Burn-in Board Design BURN-IN & TEST SOCKET WORKSHOP COPYRIGHT NOTICE The papers in this publication comprise the proceedings of the 2000 BiTS Workshop. They
More informationModeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects
1293 Modeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects F. Xiao and Y. Kami University of Electro-Communications, Japan Abstract The crosstalk between a single-ended
More informationAutomotive Electronics Council Component Technical Committee
ATTACHMENT 11 CHARGED DEVICE MODEL (CDM) ELECTROSTATIC DISCHARGE TEST Acknowledgment Any document involving a complex technology brings together experience and skills from many sources. The Automotive
More informationEXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY
EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY Jason R. Miller, Gustavo J. Blando, Roger Dame, K. Barry A. Williams and Istvan Novak Sun Microsystems, Burlington, MA 1 AGENDA Introduction
More informationTale of a Differential Pair Measurement
Tale of a Differential Pair Measurement Gustavo J. Blando, (Oracle Corporation) Eben Kunz (Oracle Corporation), Istvan Novak (Oracle Corporation) 1 SPEAKER Gustavo J. Blando Senior Principal Engineer,
More informationLeCroy SPARQ S-Parameter Measurement Methodology
LeCroy SPARQ S-Parameter Measurement Methodology Dr. Alan Blankman, Product Manager Summary The SPARQ Signal Integrity Network Analyzer uses TDR and TDT to characterize a network s electrical behavior.
More informationAutomotive Ethernet BroadR-Reach
Automotive Ethernet BroadR-Reach Agilent PHY Compliance Solutions 1 Last update 2013/07/25 (YS) Agenda BroadR-Reach Overview Transmitter Testing Link Segment Testing 2 BroadR-Reach Applications 3 Connectivity
More informationRevolutionary High Performance Interconnect Which Maximizes Signal Density
Revolutionary High Performance Interconnect Which Maximizes Signal Density Tom Cohen and Gautam Patel Teradyne Connection Systems 44 Simon St. Nashua, New Hampshire 03060 Phone: 603-791-3383, 603-791-3164
More informationAOZ8809ADI. Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications
Ultra-Low Capacitance TVS Diode General Description The AOZ889ADI is a transient voltage suppressor array designed to protect high speed data lines such as HDMI 1.4/2., USB 3./3.1, MDDI, SATA, and Gigabit
More informationReference. Menu Overview. Functions Common to Generator (TX) and Analyzer (RX) AC Power. Selecting 115 VAC or 230 VAC Operation
Menu Overview A wide range of "auxiliary" setup functions is provided in the GB1400 Generator and Analyzer Menu systems. To enter the Generator or Analyzer Menu system, simply press the instrument's F1
More informationCENG 4480 Lecture 11: PCB
CENG 4480 Lecture 11: PCB Bei Yu Reference: Chapter 5 of Ground Planes and Layer Stacking High speed digital design by Johnson and Graham 1 Introduction What is a PCB Why we need one? For large scale production/repeatable
More informationSignal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs
White Paper Introduction Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs Signal integrity has become a critical issue in the design of high-speed systems. Poor signal integrity can mean
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with
More informationAOZ8101. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application
Ultra-Low Capacitance TS Diode Array General Description The AOZ8101 is a transient voltage suppressor array designed to protect high speed data lines from Electro Static Discharge (ESD) and lightning.
More informationQ Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height
Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting
More informationAddressing the Power-Aware Challenges of Memory Interface Designs
Addressing the Power-Aware Challenges of Memory Interface Designs One of the toughest challenges in designing memory interfaces is accurately measuring timing while also considering fluctuations in power
More informationAgilent Technologies Connector-based Probes. User s Guide
Agilent Technologies Connector-based Probes User s Guide A Notices Agilent Technologies, Inc. 2000-2004, 2007 No part of this manual may be reproduced in any form or by any means (including electronic
More informationTechnical Note. Design Considerations when using NOR Flash on PCBs. Introduction and Definitions
Technical Note Design Considerations when using NOR Flash on PCBs Introduction and Definitions TN-13-30: NOR Flash Memory: PCB Design Considerations Introduction and Definitions Table 1: Definitions Term
More informationRClamp0524PA RClamp0522P
PROTECTION PRODUCTS - RailClamp Description RailClamp TVS arrays are ultra low capacitance ESD protection devices designed to protect high speed data interfaces. This series has been specifically designed
More informationFairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic
LVDS Fundamentals Introduction With the recent developments in the communications market, the demand for throughput is becoming increasingly more crucial. Although older differential technologies provide
More informationA Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings
A Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings Dr. Osman Ersed Akcasu, Jerry Tallinger, Kerem Akcasu OEA International, Inc. 155 East Main Avenue,
More information2. Control Pin Functions and Applications
IMARY CONTROL ( PIN) Module Enable / Disable. The module can be disabled by pulling the below 2.3 V with respect to the Input. This should be done with an open-collector transistor, relay, or optocoupler.
More informationSYSTEM LEVEL ESD - BEYOND THE COMPONENT LEVEL IC PROTECTION CHARVAKA DUVVURY
SYSTEM LEVEL ESD - BEYOND THE COMPONENT LEVEL IC PROTECTION CHARVAKA DUVVURY 1 1 Outline Impact from Advanced Technologies and High Speed Circuit Designs on Component Level ESD System Level ESD and the
More informationESD Protection Layout Guide
Application Report Guy Yater... High Volume Linear ABSTRACT Successfully protecting a system against electrostatic discharge (ESD) is largely dependent on the printed circuit board (PCB) design. While
More informationDisplayPort * Interposer Test Fixture
DisplayPort * Interposer Test Fixture DPI-P2RP / Plug to Receptacle Fixture: Features: The Interposer allows connection of test equipment to the DisplayPort interface signals. The fixture has been designed
More informationMIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET
The InterOperability Laboratory MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET Abstract: This document serves as the primary documentation for the MIPI D-PHY Reference Termination
More informationUsing ADS to Post Process Simulated and Measured Models. Presented by Leon Wu March 19, 2012
Using ADS to Post Process Simulated and Measured Models Presented by Leon Wu March 19, 2012 Presentation Outline Connector Models From Simulation Connector Models From Measurement The Post processing,
More information2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs
More informationToday s Schedule. USB 2.0 Overview. USB 2.0 Compliance Testing. Demo of the Agilent Solution Q&A
N5416A Automated USB 2.0 Pre-Compliance Test Solutions Today s Schedule USB 2.0 Overview USB 2.0 Compliance Testing Examples of Compliance Tests Demo of the Agilent Solution Q&A USB 2.0 Overview USB Integrators
More information2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and
More informationApplication Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More information100BASE-T1 EMC Test Specification for ESD suppression devices
IEEE 100BASE-T1 EMC Test Specification for ESD suppression devices Version 1.0 Author & Company Dr. Bernd Körber, FTZ Zwickau Title 100BASE-T1 EMC Test Specification for ESD suppression devices Version
More informationApplication Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationEM Analysis of High Frequency Printed Circuit Boards. Dr.-Ing. Volker Mühlhaus
EM Analysis of High Frequency Printed Circuit Boards Dr.-Ing. Volker Mühlhaus volker@muehlhaus.com Agenda EM tools overview When to use EM analysis Application examples: Filters The importance of meshing
More informationA Proposal for Developing S2IBISv3
A Proposal for Developing S2IBISv3 Paul Franzon Michael Steer Automated Design Tools for Integrated Mixed Signal Microsystems (NeoCAD) Outline Background DARPA Program NeoCad Program Objectives Program
More informationPDS: Rev :A STATUS:Released Printed: Jan 04, 2012
of 2 A.0 Objective This specification defines the performance, test, quality and reliability requirements of the USB3.0 Standard- A Receptacle. 2.0 Scope This specification is applicable to the termination
More informationMicroprobing with the Fine-Pitch Active Probe
Microprobing with the Fine-Pitch Active Probe A guide to using the Fine-Pitch Active Probe and the Fine-Pitch Dual Positioner for applications where handheld probes are not suitable. This application note
More informationAdvanced Jitter Analysis with Real-Time Oscilloscopes
with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope
More informationHigh-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface. Outline
High-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface Hideki Osaka Hitachi Ltd., Kanagawa, Japan oosaka@sdl.hitachi.co.jp Toyohiko Komatsu Hitachi Ltd., Kanagawa, Japan
More information5 GT/s and 8 GT/s PCIe Compared
5 GT/s and 8 GT/s PCIe Compared Bent Hessen-Schmidt SyntheSys Research, Inc. Copyright 2008, PCI-SIG, All Rights Reserved 1 Disclaimer The material included in this presentation reflects current thinking
More informationArea Array Probe Card Interposer. Raphael Robertazzi IBM Research 6/4/01. 6/4/01 IBM RESEARCH Page [1]
Area Array Probe Card Interposer Raphael Robertazzi IBM Research 6/4/01 6/4/01 IBM RESEARCH Page [1] Motivation: Outline Probe Cards for Testing Complex ICs in the Developmental Stage. Hand Wired Space
More informationConnector Models Are they any good?
DesignCon 2012 Connector Models Are they any good? Jim Nadolny, Samtec jim.nadolny@samtec.com Leon Wu, Samtec leon.wu@samtec.com Abstract Channel simulations are only as accurate as the models used to
More informationIP1001 LF DESIGN & LAYOUT GUIDELINES
Index 1 Purpose...2 2 Magnetic trace routing...2 3 Power Supply Plane & GND Plane...3 4 PHY interface...3 5 Trace routing & Placement...3 6 ESD protection...3 7 EMI Supression...3 1/7 April 17 2008. Ver:1.5
More informationPCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s
PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Mated with PCIE-RA Series PCB Connectors Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS,
More informationAN_8430_002 April 2011
A Maxim Integrated Products Brand 78Q8430 10/100 Ethernet MAC and PHY APPLICATION NOTE AN_8430_002 April 2011 Introduction 78Q8430 Layout Guidelines The TSC 78Q8430 is a single chip 10Base-T/100Base-TX
More information2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features
DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential
More informationPCB Layout and design Considerations for CH7007 and CH7008
Application Notes PCB Layout and design Considerations for CH7007 and CH7008 Introduction This application note focuses on the basic PCB layout and design guidelines for the CH7007 and CH7008 VGA-to-TV
More informationIDTQS3VH383 QUICKSWITCH PRODUCTS 2.5V/3.3V 8-BIT HIGH BANDWIDTH BUS EXCHANGE BUS SWITCH
QUICKSWITCH PRODUCTS 2.5V/3.3V 8-BIT HIGH BANDWIDTH BUS EXCHANGE BUS SWITCH IDTQS3VH383 FEATURES: N channel FET switches with no parasitic diode to Vcc Isolation under power-off conditions No DC path to
More informationDesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2)
DesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2) Connector-Less Probing: Electrical and Mechanical Advantages Authors/Presenters: Brock LaMeres, Agilent Technologies Brent Holcombe, Agilent
More informationHybrid Couplers 3dB, 90º Type PC2025A2100AT00
GENERAL DESCRIPTION The PC2025A2100AT00 is a RoHS compliant low profile wideband 3dB hybrid coupler which can support mobile applications, including PCS and DCS applications. The power coupler series of
More informationImplementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices
Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices November 2008, ver. 1.1 Introduction LVDS is becoming the most popular differential I/O standard for high-speed transmission
More informationHigh-speed I/O test: The ATE paradigm must change
High-speed I/O test: The ATE paradigm must change 2005 VLSI Test Symposium Session 4C Burnie West May 2005 Outline The brave new world Test methodology PHY testing Functional testing ATE specifications
More information3M TM VCP TM Package Stripline Two Port Characterization. David A. Hanson Division Scientist 3M Microelectronic Packaging
3M TM VCP TM Package Stripline Two Port Characterization David A. Hanson Division Scientist 3M Microelectronic Packaging 3M 21 2 Background To support the requirements of 2.5GBs and 1GBs data communication
More information250 Mbps Transceiver in LC FB2M5LVR
250 Mbps Transceiver in LC FB2M5LVR DATA SHEET 650 nm 250 Mbps Fiber Optic Transceiver with LC Termination LVDS I/O IEC 61754-20 Compliant FEATURES LC click lock mechanism for confident connections Compatible
More informationAn Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation
An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation C. Chastang, A. Amédéo V. Poisson, P. Grison, F. Demuynck C. Gautier, F. Costa Thales Communications &
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide
I N T E R C O N N E C T A P P L I C A T I O N N O T E STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide Report # 32GC001 01/26/2015 Rev 3.0 STRADA Whisper Connector
More informationProASIC PLUS SSO and Pin Placement Guidelines
Application Note AC264 ProASIC PLUS SSO and Pin Placement Guidelines Table of Contents Introduction................................................ 1 SSO Data.................................................
More informationIBIS FORUM I/O BUFFER MODELING COOKBOOK
IBIS FORUM I/O BUFFER MODELING COOKBOOK Revision 2.0X (under development) Prepared By: The IBIS Open Forum Senior Editor: Stephen Peters Intel Corp. Sept 24, 1997 * Trademarks are the properties of their
More informationHspice Differential IO Kit User s Manual
Hspice Differential IO Kit User s Manual Simulation of Lattice SC Product LVDS and other differential Interfaces OVERVIEW The Lattice HSpice IO Kit contains a collection of HSpice model files that allow
More informationUse of Simulation Software in Pre-Qualification Tests
Use of Simulation Software in Pre-Qualification Tests RF & Hyper Europe 2009 Villepinte Yannis Braux: Senior EM Engineer CST FRANCE 1 www.cst.com Use of Simulation Software in Pre-Qualification Tests 1.
More informationMemory Interface Verification and Debug. Analog Validation Presentation
Memory Interface Verification and Debug Analog Validation Presentation Memory Validation Challenges Speed Upward trend to meet the ever increasing application needs Widely used High Speed Parallel Bus,
More informationSDC15. TVS Diode Array for ESD Protection of 12V Data and Power Lines. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics
Description The transient voltage suppressor (TVS) is designed to protect components which are connected to data and transmission lines from voltage surges caused by electrostatic discharge (ESD), electrical
More informationWhat s New in HyperLynx 8.0
What s New in HyperLynx 8.0 Copyright Mentor Graphics Corporation 2009 All Rights Reserved. Mentor Graphics, Board Station XE Flow, ViewDraw, Falcon Framework, IdeaStation, ICX and Tau are registered trademarks
More information