Crosstalk Measurements for Signal Integrity Applications. Chris Scholz, Ph.D. VNA Product Manager R&S North America

Size: px
Start display at page:

Download "Crosstalk Measurements for Signal Integrity Applications. Chris Scholz, Ph.D. VNA Product Manager R&S North America"

Transcription

1 Crosstalk Measurements for Signal Integrity Applications Chris Scholz, Ph.D. VNA Product Manager R&S North America

2 Outline ı A brief history of crosstalk ı Introduction to crosstalk Definition of crosstalk Why is crosstalk important? Types of crosstalk Impact of crosstalk on signal integrity ı Measurement methods for crosstalk Time domain measurements Frequency domain measurements What is important when measuring crosstalk: measurement uncertainty 2

3 A Brief History of Crosstalk ı Crosstalk terminology form telephone lines Communication crosses line from the intended user to a victim Crosstalk is frequency dependent Significant contribution to crosstalk identified to be telephone circuit unbalances Crosstalk set measures near-end crosstalk of telephone line at audio frequencies Source: L.P. Ferris, R. G. McCurdy: Telephone Circuit Unbalances. Determination of Magnitude and Location, Pacific Coast Convention of the A.I.E.E.,

4 From Parallel to Serial Data ı Late 1970 s Multiple parallel data lines to increase throughput SCSI, Parallel ATA/IDE, PCI, etc. Multiple flavors (fast, fast-wide, ultra, ultra-wide, etc.) Limited scalability Each line requires termination (passive/active) Crosstalk between lines limits speed ı Late 1990s/Early 2000 Industry switches to serial buses Pioneered by USB and Fibre Channel ı Mid 2000 s Multiple parallel serial lanes PCIe, SAS, SATA, XAUI, WDM, CEI Crosstalk is becoming an issue again 4

5 What is Crosstalk? 5

6 Definition of Crosstalk ı Crosstalk is the interference between signals that are propagating on various lines in the system. ı Crosstalk results from the interaction of electromagnetic fields generated by neighboring data signals as they propagate through transmission lines and connectors. 6

7 What does Crosstalk look like? Serial Bus Ideal Transmission Line Two serial buses Two with serial capacitive busses coupling in parallel 7

8 What does Crosstalk Look like? ı Time Domain View of Crosstalk 8

9 Why Crosstalk is Becoming Important ı Frequency Domain View of Crosstalk: 9

10 Impact of Crosstalk: Eye Diagram Jitter Eye Opening Some authors believe they can identify crosstalk by analyzing the eye diagram Source: Jung CICC 2012 Source: QEOS Wireless Cable 10

11 Impact of Crosstalk: Bit error rate BER = 0.5 Slope of bathtub curve BER Dj 1-2*Tj Dj 0 1 Rj BER Rj BER Tj BER = Dj + alpha BER * Rj alpha is related to the slope of the bathtub curve 11

12 Types of Crosstalk 12

13 Types of Crosstalk ı Near-end Crosstalk (NEXT) The noise induced in the receiving pair due to the signal on the transmitting pair on the same port. (Source: IEEE1394) Spread out over time Sensitive to stubs in TX path Source: Jung CICC 2012 ı Far-end Crosstalk (FEXT) The noise induced in the receiving pair due to the signal on the transmitting pair on the opposite port. Peaking in timedomain Increases with frequency Slow transitions less FEXT Source: Jung CICC

14 Near End Crosstalk (NEXT) ı Single-Ended Coupled Microstrip ı NEXT coefficient K b VNEXT( t) = K b( Vin ( t) Vin ( t 2tf ) t f : propagation time through the trace K C ( C 1 M b = 4 + Total L L M Total ) C M, L M : Mutual Capacitance, Inductance per unit length C Total, L Total : Total Capacitance, Inductance per unit length (Source: Sohn, Advanced Packaging V24(4), 2001) 14

15 Far End Crosstalk (FEXT) ı Single-Ended Coupled Microstrip ı FEXT coefficient K f ı ı V FEXT K f ( t) = K t = 1 2 C ( C f M Total d Vin ( t t dt LM ) L f Total f ) t f : propagation time through the trace C M, L M : Mutual Capacitance, Inductance per unit length C Total, L Total : Total Capacitance, Inductance per unit length (Source: Sohn, Advanced Packaging V24(4), 2001) 15

16 Types of Crosstalk ı Alien Crosstalk (AXT) Crosstalk within a group or bundle of cables Alien Near-End Crosstalk (ANEXT) (IEEE terminology) Alien Far-End Crosstalk (AFEXT) (IEEE terminology) ı Power sum near end crosstalk (PSNEXT) power sum of NEXT of all other wire pairs on crosstalk in one pair (in UTP cables) ı Equal Level Far end crosstalk (ELFEXT) FEXT minus attenuation of cable ı Power Sum Equal Level Far end Crosstalk (PSELFEXT) power sum of ELFEXT of all other wire pairs on crosstalk in one pair (in UTP cables) 16

17 Types of Crosstalk(con ed) ı ICR: Insertion crosstalk ratio ICR = IL PSXT Similar to PSELFEXT but includes NEXT ı ICN: Integrated crosstalk noise Takes into account spectrum of excitation signal (Source: Sercu, DesignCon 2010) 17

18 Sources of Crosstalk Source: Wu, EMC V55(4), 2013 Source: Mukherjee, ECTC, 2013 ı Crosstalk happens even in ideal transmission lines ı Crosstalk on TSVs (through silicon vias) ı Crosstalk in packages ı Launch pattern for BGAs ı Crosstalk on vias in PCB ı Crosstalk through difference in propagations velocity of different modes in coupled stripline/microstrip Source: Lim, EMC V55(4), 2013 Source: Hsu, ECTC,

19 Tools to Measure Crosstalk 19

20 Measurement Techniques ı Systems tests Bit error rate test-set Not suitable to evaluate the amount of Crosstalk Real-time Oscilloscopes Some information on crosstalk via eye diagram Statistical correlation between different source are conceptually possible but of limited use ı Channel tests Time domain Reflectometry (TDR) Frequency domain measurements Using Vector Network Analyzer 20

21 Time Domain Channel Characterization ı TDR Measure reflected/transmitted energy and frequency content Based on equivalent time oscilloscopes ı Advantages: Intuitive Measure Information on impedance as function of electrical length ı Disadvantages Low dynamic range Not very accurate at high frequency Calibration is questionable Repeatability 21

22 Frequency Domain Measurements ı S-parameters Frequency/phase response of a channel ı Advantages: Highly accurate Large dynamic range Well-known calibration procedures/embedding/de-embedding Spatial information via IFT Up to 500+ GHz ı Disadvantages Has reputation of being complicated 22

23 How does a VNA work? ı VNA consists of Generator, directional element and receiver ı Generator sends out pure sine-wave ı Incident wave is measured with reference receiver ı Reflected wave is measured with one measurement receiver ı Transmitted wave is measured with another measurement receiver 23

24 Requirements for Crosstalk Measurements ı In principle, 2n port device can me measured with a 2- port VNA True differential measurements require at least 4- ports with 2 coherent sources Modern VNAs provide up to 48 ports via switch matrix ı Accuracy of models depends on accuracy of S- parameter measurements Stability of setup is crucial Connecting/reconnecting cables is error prone Source: Kim, AP V32(1), 2009 Reflectometer 2 Meas. Receiver Ref. Receiver PORT 2 Bias Tee Reflectometer 4 Meas. Receiver Ref. Receiver PORT 4 Bias Tee Reflectometer 1 Meas. Receiver Ref. Receiver PORT 1 Bias Tee DUT Meas. Receiver Reflectometer 3 Ref. Receiver PORT 3 Bias Tee 24

25 Crosstalk Measurements with Multiport VNAs True Multi-Port VNA vs. VNA plus switch matrix ZNB Port 1 ZNB Port 2 SP4T SP4T SP4T SP4T SP4T SP4T SP4T SP4T SP4T SP4T Port 1 Port 2 Port 3 Port 4 Port 5 Port 6 25

26 Basics of VNA Measurement/Calibration ı Transform physical VNA to mathematical description of ideal VNA plus error terms ı Measured S-Parameter is S b ~ S e ~ = e e 3 11DUT 11Meas = = e00 + e a1 1 e11s11dut ı Apply open, short and match with known properties ı Solve for the unknown values e e e~ 00, 11, ı Measure Device S e 11Meas 00 S 11DUT = e~ + e 11 ( S 11Meas e 00 ) S 11 S, O 11S, S 11M 26

27 Terminology ı R: Reflection Tracking: R = e ~ = e e Measure of how much generator power is lost in the VNA Ideally 0 db ı S: Source Match (aka. Test Port Match) S = e 11 Measure how well VNA port is matched to DUT Limits accuracy for large values of reflection coefficient of the DUT Ideally infinite db e00 D = ı D: Directivity: R ability to discern between the forward and reflected waves Limits accuracy for small values of reflection coefficient of the DUT Ideally infinite db S 11Meas = e 00 ~ S + e 1 e 11DUT 11 S 11DUT S 11Meas Γ = R D + 1 SΓ DUT DUT 27

28 Uncertainty Estimation Reflection tracking Sourcematch Directivity ı Measurement uncertainty needs to be considered when DUT has high return loss Test set has high internal losses/high crosstalk Values for ZNB20 at 20 GHz: Sourced match: 38 db Directivity: 41 db Reflection tracking: 0.05 db 28

29 Testset with Switch Matrix ZNB Port 1 ZNB Port 2 ı Directivity D : ı Reflection Tracking R : ı Source Match S SP4T SP4T SP4T SP4T SP4T SP4T SP4T SP4T SP4T SP4T Port 6 Port 5 Port 4 Port 3 Port 2 Port 1 D + SΠ11 D 2 SΠ21 R = es ~~ RS S S Π Π22 2 Π21 S S 11Meas 11Meas = e 00 ~ SΠS11DUT SΠ ~ 1 SΠ11S e ~ S ΠS 1 e11 SΠ SΠ11S Γ = R D + 1 S Γ DUT DUT 11DUT 11DUT 11DUT 29

30 Estimate of Uncertainty with Switch Matrix ı 18 GHz S21 = 3 db S11 = 15 db R&S 20 GHz Directivity 41 db 8 db Reflection Tracking 0.05 db 6.05 db Source Match 38 db 15 db R&S ZNB20 with ZV- Z81.66 ı Adding loss to a VNA (or TDR) Significantly reduces directivity Increase measurement uncertainty for 30

31 Summary 31

32 Summary ı Crosstalk is next frontier in conquering high-speed designs Crosstalk increases as data-rates go up Crosstalk increases as ICs/PCBs continue to shrink ı Multiple tools available to measure crosstalk True Multi-port VNAs, VNAs with switch matrix, True Multi-port TDR/TDT, TDR/TDT with switch matrix ı Test Engineers Know the measurement uncertainty of your test system ı Design/Modeling Engineers Before applying advanced mathematical techniques make sure the measurements meet the expectations 32

33 THANK YOU To learn more please go to: 33

Automotive Ethernet BroadR-Reach

Automotive Ethernet BroadR-Reach Automotive Ethernet BroadR-Reach Agilent PHY Compliance Solutions 1 Last update 2013/07/25 (YS) Agenda BroadR-Reach Overview Transmitter Testing Link Segment Testing 2 BroadR-Reach Applications 3 Connectivity

More information

Agilent Technologies Advanced Signal Integrity

Agilent Technologies Advanced Signal Integrity Agilent Technologies Advanced Signal Integrity Measurements for Next Generation High Speed Serial Standards Last Update 2012/04/24 (YS) Appendix VNA or TDR Scope? ENA Option TDR Overview USB 3.0 Cable/Connector

More information

TDR/TDT Analysis by Crosstalk in Single and Differential Meander Delay Lines for High Speed PCB Applications

TDR/TDT Analysis by Crosstalk in Single and Differential Meander Delay Lines for High Speed PCB Applications TDR/TDT Analysis by Crosstalk in Single and Differential Meander Delay Lines for High Speed PCB Applications Gawon Kim, Dong Gun Kam, and Joungho Kim Dept. of EECS, KAIST Korea Advanced Institute of Science

More information

Measurement Accuracy of Vector Network Analysis. Thilo Bednorz

Measurement Accuracy of Vector Network Analysis. Thilo Bednorz Measurement Accuracy of Vector Network Analysis Thilo Bednorz EDICON 2019 VNA Measurement and Accuracy Error sources occuring with VNA measurement measurement errors stochastic errors systematic errors

More information

GT Micro D High Speed Characterization Report For Differential Data Applications. Micro-D High Speed Characterization Report

GT Micro D High Speed Characterization Report For Differential Data Applications. Micro-D High Speed Characterization Report GT-14-19 Micro D For Differential Data Applications GMR7580-9S1BXX PCB Mount MWDM2L-9P-XXX-XX Cable Mount Revision History Rev Date Approved Description A 4/10/2014 C. Parsons/D. Armani Initial Release

More information

Advanced Jitter Analysis with Real-Time Oscilloscopes

Advanced Jitter Analysis with Real-Time Oscilloscopes with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope

More information

Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App

Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App Chong Min-Jie Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Page Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Min-Jie Chong HPS Product Manager & Planner Oscilloscope

More information

40GBASE-T Cabling channel MDI-to-MDI

40GBASE-T Cabling channel MDI-to-MDI 40GBASE-T Cabling channel MDI-to-MDI Chris DiMinico MC Communications/ Panduit cdiminico@ieee.org 1 802.3bq (NGBASE-T) Channel Modeling Ad Hoc 802.3bq 40GBASE-T Channel Modeling Ad Hoc initiated May Interim

More information

High Speed and High Power Connector Design

High Speed and High Power Connector Design High Speed and High Power Connector Design Taiwan User Conference 2014 Introduction High speed connector: Electrically small Using differential signaling Data rate >100Mbps High power connector: Static

More information

CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK

CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK 24 CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK 2.1 INTRODUCTION The high speed digital signal propagates along the transmission lines in the form of transverse electromagnetic (TEM) waves at very

More information

EMC ISSUES OF WIDE PCB BUSES

EMC ISSUES OF WIDE PCB BUSES EMC ISSUES OF WIDE PCB BUSES Bertalan Eged István Novák Péter Bajor Technical University of Budapest, Department of Microwave Telecommunications A device under test with 17 coupled microstrip traces was

More information

Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary

Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary Built-in S-parameter testing Easy and accurate transmission channel/media characterization Transmission lines for high speed

More information

Serial ATA Gen2 Jitter Tolerance Testing

Serial ATA Gen2 Jitter Tolerance Testing Serial ATA Gen2 Jitter Tolerance Testing Abstract Guy Foster SyntheSys Research, Inc. February 21, 2006 SR-TN054 Serial ATA [i] is an increasingly common serial bus technology aimed at disk drive applications.

More information

TIA TR-42 Liaison to IEEE

TIA TR-42 Liaison to IEEE TIA TR-42 Liaison to IEEE Val Rybinski Vice-Chair, TR-42.7 May 2005 Austin, TX Impact of PHY Capabilities Extended frequency characterization required Alien crosstalk limits and test methods required Strategies

More information

PCI Express 4.0. Electrical compliance test overview

PCI Express 4.0. Electrical compliance test overview PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link

More information

Interconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis. IConnect TDR Software.

Interconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis. IConnect TDR Software. Rev. 8/27/21 Interconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis IConnect TDR Software TDA Systems, Inc. www.tdasystems.com Outline TDR Impedance Measurements

More information

Designing and Verifying Future High Speed Busses

Designing and Verifying Future High Speed Busses Designing and Verifying Future High Speed Busses Perry Keller Agilent Technologies Gregg Buzard December 12, 2000 Agenda Bus Technology Trends and Challenges Making the transition: Design and Test of DDR

More information

Agenda. Time Module Topics Covered. 9:30 11:00 Wireless Technologies that Enable the Connected Car

Agenda. Time Module Topics Covered. 9:30 11:00 Wireless Technologies that Enable the Connected Car Agenda Time Module Topics Covered 9:30 11:00 Wireless Technologies that Enable the 11:00 12:00 V2X: Car-to-X Communication (802.11 and LTE-V) Cellular, Wifi, Automotive Radar, BlueTooth, GNSS, NFC, WPC/TPS/RKE

More information

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) 07-013r7 SAS-2 Zero-Length Test Load Characterization 1 Zero-Length Test Load Provides ideal connection

More information

Network Media and Layer 1 Functionality

Network Media and Layer 1 Functionality Network Media and Layer 1 Functionality BSAD 146 Dave Novak Dean, Chapter 3, pp 93-124 Objectives Introduction to transmission media Basic cabling Coaxial Twisted pair Optical fiber Basic wireless (NIC)

More information

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009 Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction

More information

Integrating ADS into a High Speed Package Design Process

Integrating ADS into a High Speed Package Design Process Integrating ADS into a High Speed Package Design Process Page 1 Group/Presentation Title Agilent Restricted Month ##, 200X Agenda High Speed SERDES Package Design Requirements Performance Factor and Design

More information

PCB insertion loss test system

PCB insertion loss test system PCB insertion loss test system Accurate measurement of transmission line insertion loss for multi-ghz PCB fabrication Atlas Si - for SET2DIL Atlas Si - for SPP Ensures accurate insertion loss measurement

More information

Modeling of Gigabit Backplanes from Measurements

Modeling of Gigabit Backplanes from Measurements Modeling of Gigabit Backplanes from Measurements Introduction In past few years, the communication and computer industries indicate rapidly increasing demand for accurate SPICE and IBIS models that are

More information

SPICE Model Validation Report

SPICE Model Validation Report EQCD (DV to DV) Cable Assembly Mated with: QTE-xxx-01-x-D-A QSE-xxx-01-x-D-A Description: Cable Assembly, High Data Rate, 0.8mm Pitch Samtec, Inc. 2005 All Rights Reserved TABLE OF CONTENTS INTRODUCTION...

More information

PCB insertion loss test system

PCB insertion loss test system PCB insertion loss test system Accurate measurement of transmission line insertion loss for multi-ghz PCB fabrication Si - for SPP Si - for Delta-L Si - for SET2DIL Ensures accurate insertion loss measurement

More information

Reduced Twisted Pair Gigabit Ethernet SG Link segments. San Diego, CA July 2012

Reduced Twisted Pair Gigabit Ethernet SG Link segments. San Diego, CA July 2012 Reduced Twisted Pair Gigabit Ethernet SG Link segments San Diego, A July 2012 hris DiMinico M ommunications/ LEONI ables & Systems LL cdiminico@ieee.org 1 Purpose Link segment characteristics enables considerations

More information

A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation

A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation Presenter: Andrew Byers Ansoft Corporation High Performance Electronics: Technical Challenges Faster data rates in increasingly

More information

The AMP NETCONNECT Category 6 Cabling System

The AMP NETCONNECT Category 6 Cabling System The AMP NETCONNECT Category 6 Cabling System Table of Contents TABLE OF CONTENTS... 3 PERSPECTIVE... 4 WHY INSTALL NEXT GENERATION CABLING SYSTEMS?... 4 MEGAHERTZ VS. MEGABITS... 4 PLANNING FOR THE FUTURE...

More information

Using ADS to Post Process Simulated and Measured Models. Presented by Leon Wu March 19, 2012

Using ADS to Post Process Simulated and Measured Models. Presented by Leon Wu March 19, 2012 Using ADS to Post Process Simulated and Measured Models Presented by Leon Wu March 19, 2012 Presentation Outline Connector Models From Simulation Connector Models From Measurement The Post processing,

More information

DensiShield Cable Assembly. InfiniBand Standard CX4 Standard

DensiShield Cable Assembly. InfiniBand Standard CX4 Standard DensiShield Cable Assembly InfiniBand Standard CX4 Standard SI-2008-06-001 Revision 1 August-21-2008 Introduction The purpose of these tests was to show compliance of FCI s 26 AWG DensiShield cable assemblies

More information

The AMP NETCONNECT Category 6 Cabling System

The AMP NETCONNECT Category 6 Cabling System The AMP NETCONNECT Category 6 Cabling System 2 Table of Contents TABLE OF CONTENTS...3 PERSPECTIVE...4 WHY INSTALL NEXT GENERATION CABLING SYSTEMS?...4 MEGAHERTZ VS. MEGABITS...4 PLANNING FOR THE FUTURE...5

More information

10GBASE-KR for 40G Backplane

10GBASE-KR for 40G Backplane 1GBASE-KR for 4G Backplane Nov 7 Technology Hiroshi Takatori Hiroshi.Takatori@.us 1 Outline This contribution discusses, - Performance based on 1GBASE-KR Std - Theoretical Limit (Saltz SNR) and Time Domain

More information

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting

More information

laboratories and production environments.

laboratories and production environments. Improved, user-friendly RF&MW calibration techniques for calibration laboratories and production environments. Reducing calibration time & uncertainties by using known, characterized standards. Harald

More information

DisplayPort 1.4 Webinar

DisplayPort 1.4 Webinar DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and

More information

Analyzing Digital Jitter and its Components

Analyzing Digital Jitter and its Components 2004 High-Speed Digital Design Seminar Presentation 4 Analyzing Digital Jitter and its Components Analyzing Digital Jitter and its Components Copyright 2004 Agilent Technologies, Inc. Agenda Jitter Overview

More information

Agenda TDR Measurements Using Real World Products

Agenda TDR Measurements Using Real World Products Agenda TDR Measurements Using Real World Products The Case for using both TDR and S-parameters Device Package Analysis - Measure Impedance -C-self Characterizing Device Evaluation Test board Measure Differential

More information

Lecture 10. Vector Network Analyzers and Signal Flow Graphs

Lecture 10. Vector Network Analyzers and Signal Flow Graphs HP8510 Lecture 10 Vector Network Analyzers and Signal Flow Graphs Sections: 6.7 and 6.11 Homework: From Section 6.13 Exercises: 4, 5, 6, 7, 9, 10, 22 Acknowledgement: Some diagrams and photos are from

More information

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission Test 8561 (Category 7, 2 lane) J Sawdy, Sr. SI Engineer 4/14/10 Forward The RJ45 connector is found in enterprise installations

More information

5 GT/s and 8 GT/s PCIe Compared

5 GT/s and 8 GT/s PCIe Compared 5 GT/s and 8 GT/s PCIe Compared Bent Hessen-Schmidt SyntheSys Research, Inc. Copyright 2008, PCI-SIG, All Rights Reserved 1 Disclaimer The material included in this presentation reflects current thinking

More information

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems Hongtao Zhang, hongtao@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Xiaoqing Dong, dongxiaoqing82@huawei.com Geoff Zhang, geoffz@xilinx.com Outline

More information

Copyright 2011 by Dr. Andrew David Norte. All Rights Reserved.

Copyright 2011 by Dr. Andrew David Norte. All Rights Reserved. Near-End Crosstalk Considerations For Coupled Microstriplines David Norte, PhD www.the-signal-and-power-integrity-institute.com Thornton, Colorado, 80234, USA Abstract This paper addresses the impact of

More information

in Synchronous Ethernet Networks

in Synchronous Ethernet Networks Jitter and Wander Measurements in Synchronous Ethernet Networks Andreas Alpert ITSF November 2008 Agenda Introduction ti Synchronous Ethernet Ji d W d A Jitter and Wander Aspects Test Applications in SyncE

More information

Advances in 3D Simulations of Chip/Package/PCB Co-Design

Advances in 3D Simulations of Chip/Package/PCB Co-Design Advances in 3D Simulations of Chip/Package/PCB Co-Design Richard Sjiariel, CST AG Co-design environment Signal Integrity and timing Thermal analysis and stress Power Integrity and noise analysis EMC/EMI

More information

Keysight E6963A Automotive Ethernet Link Segment Compliance Solution

Keysight E6963A Automotive Ethernet Link Segment Compliance Solution Keysight E6963A Automotive Ethernet Link Segment Compliance Solution Harness and Connector testing made easy for your 100BASE-T1 components Data Sheet 02 Keysight E6963A Automotive Ethernet Link Segment

More information

A Design of Experiments for Gigabit Serial Backplane Channels

A Design of Experiments for Gigabit Serial Backplane Channels DesignCon 2008 A Design of Experiments for Gigabit Serial Backplane Channels Mr. Jack Carrel, Xilinx jack.carrel@xilinx.com (972) 246-0239 Mr. Bill Dempsey, Redwire Enterprises billd@redwireenterprises.com

More information

40 GbE Over 4-lane 802.3ap Compliant Backplane

40 GbE Over 4-lane 802.3ap Compliant Backplane 40 GbE Over 4-lane 802.3ap Compliant Backplane, Intel Contributors: Ted Ballou, Intel Ilango Ganga, Intel Robert Hays, Intel IEEE 802.3 HSSG November 2007 Agenda 40 GbE proposition 40 GbE system configuration

More information

10G Ethernet Over Structured Copper Cabling

10G Ethernet Over Structured Copper Cabling I T I n f r a s t r u c t u r e S o l u t i o n s Note: The following technical article was current at the time it was published. However, due to changing technologies and standards updates, some of the

More information

Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes

Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes Data Sheet Features of the EZJIT Plus software that optimize jitter analysis include: Easy-to-use jitter

More information

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk DesignCon 2007 Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk Ravi Kollipara, Rambus, Inc. ravik@rambus.com, (650) 947-5298 Ben Chia, Rambus, Inc. Dan Oh, Rambus,

More information

Understanding 3M Ultra Hard Metric (UHM) Connectors

Understanding 3M Ultra Hard Metric (UHM) Connectors 3M Electronic Solutions Division 3MUHMWEBID_100809 Understanding 3M Ultra Hard Metric (UHM) Connectors Enabling performance of next generation 2 mm Hard Metric systems 3M Electronic Solutions Division

More information

Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss

Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss 1 Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss a new 2mm hard metric connector that has been designed

More information

On the Modeling and Analysis of Jitter in ATE Using Matlab

On the Modeling and Analysis of Jitter in ATE Using Matlab On the Modeling and Analysis of Jitter in ATE Using Matlab Kyung Ki Kim, Jing Huang, Yong-Bin Kim, Fabrizio Lombardi Department of Electrical and Computer Engineering Northeastern University, Boston, MA,

More information

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005 RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with

More information

TTR500 Series Vector Network Analyzers Demonstration Guide

TTR500 Series Vector Network Analyzers Demonstration Guide xx ZZZ TTR500 Series Vector Network Analyzers Demonstration Guide *P071349301* 071-3493-01 xx ZZZ TTR500 Series Vector Network Analyzers Demonstration Guide Register now! Click the following link to protect

More information

High Speed Characterization Report. DVI-29-x-x-x-xx Mated With DVI Cable

High Speed Characterization Report. DVI-29-x-x-x-xx Mated With DVI Cable High Speed Characterization Report DVI-29-x-x-x-xx Mated With DVI Cable REVISION DATE: 07-18-2004 TABLE OF CONTENTS Introduction... 1 Product Description... 1 Overview... 2 Results Summary... 3 Time Domain

More information

ECE 497 JS Lecture - 21 Noise in Digital Circuits

ECE 497 JS Lecture - 21 Noise in Digital Circuits ECE 497 JS Lecture - 21 Noise in Digital Circuits Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - NL05 program available -

More information

PCI Express Electrical Basics

PCI Express Electrical Basics PCI Express Electrical Basics Dean Gonzales Advanced Micro Devices Copyright 2015, PCI-SIG, All Rights Reserved 1 Topics PCI Express Overview Enhancements for 8GT/s Target Channels for the Specification

More information

Practical hints: splitter characterization. J. Ruefenacht, M. Wollensack, J. Hoffmann, M. Zeier

Practical hints: splitter characterization. J. Ruefenacht, M. Wollensack, J. Hoffmann, M. Zeier Practical hints: splitter characterization J. Ruefenacht, M. Wollensack, J. Hoffmann, M. Zeier Motivation once upon a time at METAS Juerg Ruefenacht HF-Circuits, European ANAMET Meeting, METAS 03.06.2015

More information

MIPI C-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET

MIPI C-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET The InterOperability Laboratory MIPI C-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET Abstract: This document serves as the primary documentation for the MIPI C-PHY Reference Termination

More information

ISO/IEC 11801: (E)

ISO/IEC 11801: (E) ISO/IEC 11801:2002-09 (E) Information technology_- Generic cabling for customer premises CONTENTS FOREWORD...10 INTRODUCTION...11 1 Scope...13 2 Normative references...13 3 Definitions, abbreviations and

More information

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive 2018 BiTS Workshop Image: pilgrims49 / istock COPYRIGHT NOTICE The presentation(s)/poster(s) in this publication comprise the Proceedings

More information

How new testing standards affect you Singapore, Nov 2009

How new testing standards affect you Singapore, Nov 2009 How new testing standards affect you Singapore, Nov 2009 Adrian Young Sr. Customer Support Engineer In this presentation, we will cover How ANSI/TIA-568-C.2 has consolidated all the different test plugs

More information

Application & Electrical Performance. Category 5e Silver Solution

Application & Electrical Performance. Category 5e Silver Solution Application & Electrical Performance Category 5e Silver Solution CONTENTS Page No. Scope 3 Executive Summary 4 Transmission Test Method and Results 5-7 Electrical Test Method and Results 8-11 Definitions

More information

PCI Express Tools. From the Physical Layer to a Fully Operating System

PCI Express Tools. From the Physical Layer to a Fully Operating System PCI Express Tools From the Physical Layer to a Fully Operating System We re There for Your Evolving PCI Express Needs No changes here. No impact on existing PCI software or drivers. Future performance

More information

Fairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic

Fairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic LVDS Fundamentals Introduction With the recent developments in the communications market, the demand for throughput is becoming increasingly more crucial. Although older differential technologies provide

More information

A FLUKE networks DTX 1800 Cable Analyzer és DTX Fiber Modules

A FLUKE networks DTX 1800 Cable Analyzer és DTX Fiber Modules A FLUKE networks DTX 1800 Cable Analyzer és DTX Fiber Modules Rövidített leírás és kezelési utasítás The DTX Series CableAnalyzers are rugged, hand-held instruments used to certify, troubleshoot, and document

More information

EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY

EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY Jason R. Miller, Gustavo J. Blando, Roger Dame, K. Barry A. Williams and Istvan Novak Sun Microsystems, Burlington, MA 1 AGENDA Introduction

More information

High Speed Design Testing Solutions

High Speed Design Testing Solutions High Speed Design Testing Solutions - Advanced Tools for Compliance, Characterization and Debug name title Agenda High-Speed Serial Test Challenges High-Speed Serial Test Simplified - Characterization

More information

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group

More information

MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET

MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET The InterOperability Laboratory MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET Abstract: This document serves as the primary documentation for the MIPI D-PHY Reference Termination

More information

Comparison of BER Estimation Methods which Account for Crosstalk

Comparison of BER Estimation Methods which Account for Crosstalk Comparison of BER Estimation Methods which Account for Crosstalk As presented at DesignCon 2009 Co-authored by: Michael Steinberger, Signal Integrity Software, Inc. msteinb@sisoft.com Barry Katz, Signal

More information

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.

More information

Keysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA

Keysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA Revision 1.01 Feb-24, 2017 Universal Serial Bus Type-C TM Specification Revision 1.1 Keysight Method of Implementation (MOI) for USB Type-C TM Cables Assemblies Compliance Tests Using Keysight For Type-C

More information

Crosstalk Analysis Application

Crosstalk Analysis Application Crosstalk Analysis Application User's Guide Notices Keysight Technologies, Inc. 2009-2017 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval

More information

ADS USB 3.1 Compliance Test Bench

ADS USB 3.1 Compliance Test Bench ADS 2016.01 USB 3.1 Compliance Test Bench Notices Keysight Technologies, Inc. 1983-2016 1400 Fountaingrove Pkwy., Santa Rosa, CA 95403-1738, United States All rights reserved. No part of this documentation

More information

Link Segment IEEE Mb/s Single Twisted Pair Ethernet Study Group Chris DiMinico MC Communications/Panduit

Link Segment IEEE Mb/s Single Twisted Pair Ethernet Study Group Chris DiMinico MC Communications/Panduit Link Segment IEEE 802.3 10 Mb/s Single Twisted Pair Ethernet Study Group hris DiMinico M ommunications/panduit cdiminico@ieee.org 1 Purpose Scope Initiate discussion(s) on 10 Mb/s Single Twisted Pair Ethernet

More information

ProASIC3/E SSO and Pin Placement Guidelines

ProASIC3/E SSO and Pin Placement Guidelines ProASIC3/E SSO and Pin Placement Guidelines Introduction SSO Effects Ground bounce and VCC bounce have always been present in digital integrated circuits (ICs). With the advance of technology and shrinking

More information

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.

More information

Board Design Guidelines for PCI Express Architecture

Board Design Guidelines for PCI Express Architecture Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following

More information

CEI-28G-VSR Channel Simulations, Validation, & Next Steps. Nathan Tracy and Mike Fogg May 18, 2010

CEI-28G-VSR Channel Simulations, Validation, & Next Steps. Nathan Tracy and Mike Fogg May 18, 2010 CEI-28G-VSR Channel Simulations, Validation, & Next Steps Nathan Tracy and Mike Fogg May 18, 21 Summary of Contribution Updated information showing Tyco Electronics 25/28Gbps first generation modular interconnect

More information

IConnect SW for DSA8300* 1 Sampling Oscilloscope

IConnect SW for DSA8300* 1 Sampling Oscilloscope IConnect SW for DSA8300* 1 Sampling Oscilloscope 80SICMX 80SICON 80SSPAR Data Sheet Easily Analyze Sources of Interconnect Jitter, Losses, Crosstalk, Reflections, and Ringing Analyze Interconnects Concurrently

More information

Keysight Technologies 8 Hints for Debugging and Validating High-Speed Buses. Application Note

Keysight Technologies 8 Hints for Debugging and Validating High-Speed Buses. Application Note Keysight Technologies 8 Hints for Debugging and Validating High-Speed Buses Application Note Introduction Who Should Read This Application Note? Digital R & D engineers designing boards and subsystems

More information

DesignCon How To Apply SERDES Performance To Your Design

DesignCon How To Apply SERDES Performance To Your Design DesignCon 2003 High-Performance System Design Conference How To Apply SERDES Performance To Your Design Edmund H Suckow Fairchild Semiconductor Abstract Applications containing SERDES devices continue

More information

N1014A SFF-8431 (SFP+)

N1014A SFF-8431 (SFP+) DATA SHEET N1014A SFF-8431 (SFP+) Compliance and Debug Application for 86100D DCA-X and N109X DCA-M Oscilloscopes Be Confident With Compliant Measurements Easy-to-use oscilloscope application that lets

More information

Allegro Sigrity SI Streamlining the creation of high-speed interconnect on digital PCBs and IC packages

Allegro Sigrity SI Streamlining the creation of high-speed interconnect on digital PCBs and IC packages Streamlining the creation of high-speed interconnect on digital PCBs and IC packages The Cadence Allegro Sigrity signal integrity (SI) integrated high-speed design and analysis environment streamlines

More information

EXAMAX HIGH SPEED BACKPLANE CONNECTOR SYSTEM Innovative pinless connector system delivering superior electrical performance at speeds 25 to 56Gb/s

EXAMAX HIGH SPEED BACKPLANE CONNECTOR SYSTEM Innovative pinless connector system delivering superior electrical performance at speeds 25 to 56Gb/s EXAMAX HIGH SPEED BACKPLANE Innovative pinless connector system delivering superior electrical performance at speeds 5 to 5Gb/s SUPPORTS MANY INDUSTRY STANDARD SPECIFICATIONS; MIGRATION PATH TO HIGHER

More information

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation C. Chastang, A. Amédéo V. Poisson, P. Grison, F. Demuynck C. Gautier, F. Costa Thales Communications &

More information

White Paper. Alien Crosstalk. Crosstalk effects and cable shielding

White Paper. Alien Crosstalk. Crosstalk effects and cable shielding White Paper Alien Crosstalk Crosstalk effects and cable shielding Contents 1. INTRODUCTION 3 2. UTP VERSUS STP: HOW EFFECTIVE IS SHIELDING REALLY? 3 2.1 EMC and related installation uncertainties 3 2.2

More information

Tektronix Innovation Forum

Tektronix Innovation Forum Tektronix Innovation Forum Enabling Innovation in the Digital Age DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing Presenter: John Calvin DisplayPort 1.2 Spec Updates Agenda

More information

Keysight MOI for USB 2.0 Connectors & Cable Assemblies Compliance Tests

Keysight MOI for USB 2.0 Connectors & Cable Assemblies Compliance Tests Revision 1.10 October 18, 2016 Universal Serial Bus Specification Revision 2.0 Keysight Method of Implementation (MOI) for USB 2.0 Connectors and Cables Assemblies Compliance Tests Using Keysight E5071C

More information

DisplayPort Testing Challenges

DisplayPort Testing Challenges DisplayPort Testing Challenges U N Vasudev May 6 th 2013 Agenda DisplayPort Overview DisplayPort 1.2 updates DisplayPort 1.2 Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview

More information

Modeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects

Modeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects 1293 Modeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects F. Xiao and Y. Kami University of Electro-Communications, Japan Abstract The crosstalk between a single-ended

More information

ET4254 Communications and Networking 1

ET4254 Communications and Networking 1 Topic 2 Aims:- Communications System Model and Concepts Protocols and Architecture Analog and Digital Signal Concepts Frequency Spectrum and Bandwidth 1 A Communications Model 2 Communications Tasks Transmission

More information

Keysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA

Keysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA Revision 1.00 Apr-14, 2016 Universal Serial Bus Type-C TM Specification Revision 1.1 Keysight Method of Implementation (MOI) for USB Type-C TM Cables Assemblies Compliance Tests Using Keysight For Type-C

More information

AirMax VSe High Speed Backplane Connector System

AirMax VSe High Speed Backplane Connector System AirMax VSe High Speed Backplane Connector System July 2012 FCI Customer Presentation For External Use Where will AirMax VSe connectors be used & Why? More bandwidth density is being demanded from equipment

More information

Agilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief

Agilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief Agilent Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief 1 Table of Contents Contents Disclaimer... 3 1 Introduction... 4 2 PCI Express Specifications... 4 3 PCI

More information

10 Gigabit Ethernet over Copper Cabling

10 Gigabit Ethernet over Copper Cabling Synopsis Gigabit Ethernet posed many challenges in its bid to operate over installed twisted pair cabling but the final solution was accomplished with a 1 million transistor silicon chip. The networking

More information

Digital Pre-emphasis Processor BERTScope DPP Series Datasheet

Digital Pre-emphasis Processor BERTScope DPP Series Datasheet Digital Pre-emphasis Processor BERTScope DPP Series Datasheet Overview The DPP125C is a nonlinear signal conditioner capable of adding controllable amounts of pre-emphasis to a signal. It takes in single-ended

More information