SpaceFibre Flight Software Workshop 2015
|
|
- Lilian Casey
- 5 years ago
- Views:
Transcription
1 SpaceFibre Flight Software Workshop 2015 Steve Parkes, University of Dundee Albert Ferrer Florit, Alberto Gonzalez Villafranca, STAR-Dundee Ltd. David McLaren, Chris McClements, University of Dundee
2 Contents SpaceFibre SpaceFibre standard SpaceFibre integrated quality of service SpaceFibre networks SpaceFibre cables and connectors SpaceFibre test and development equipment SpaceFibre chip designs SpaceFibre in radiation tolerant FPGAs 2
3 3 SpaceFibre
4 SpaceFibre SpaceFibre is A spacecraft on-board data link and network SpaceFibre runs over Electrical and fibre optic cables SpaceFibre designed specifically for spaceflight applications Integrated QoS Integrated FDIR capabilities Galvanic isolation 4
5 SpaceFibre Key Features 5 High performance 2.5 Gbits/s current flight qualified technology Gbits/s soon (6.25 Gbits/s coming) Multi laning of up to 16 lanes (40 Gbits/s) Innovative integrated QoS Priority Bandwidth reservation Scheduling Novel integrated FDIR support Transparent recovery from transient errors Error containment in virtual channels and frames Babbling Node protection Low latency Broadcast codes Compatible with SpaceWire at packet level
6 6 SpaceFibre Benefits Supports high data-rate instruments (e.g. SAR) Very high data rates Reduces cost, schedule and risk Reduction of harness mass Simplification of redundancy Increase in reliability Straightforward error recovery Very small footprint due to efficient design Supports integrated AOCS/GNC and payload network Quality of service Deterministic data delivery Supports launcher applications Long distance Galvanic isolation Easy to integrate with existing SpaceWire equipment
7 Integrated Network Single integrated network Carrying Instrument data Configuration and control information Deterministic traffic High resolution time information Event signals Improves reliability, mass, cost 7
8 8 SpaceFibre Standard
9 Management Layer ECSS SpaceFibre Standard User Application Parameters Packets NChars Broadcast Messages Network Layer Broadcast Messages Packets NChars Broadcast Messages Broadcast Messages Nodes Routers and routing Message broadcast Packet definition 9 Lane Control Physical Control Data & Control Words Data & Control Words TX Symbols Data Link Layer Multi-Lane Layer Lane Layer Physical Layer Data & Control Words Data & Control Words RX Symbols Lane Status Physical Status Link operation Quality of service Link error recovery Lane coordination Lane failure recovery Lane initialisation Encoding of data & control words SerDes Driver/Receiver Cables Connectors
10 Management Layer ECSS SpaceFibre ECSS Working Group User Application Parameters Packets NChars Broadcast Messages Network Layer Broadcast Codes Packets NChars Broadcast Messages Broadcast Codes Nodes Routers and routing Message broadcast Packet definition 10 Lane Control Physical Control Data & Control Words Data & Control Words TX Symbols Data Link Layer Multi-Lane Layer Lane Layer Physical Layer Data & Control Words Data & Control Words RX Symbols Lane Status Physical Status Link operation Quality of service Link error recovery Lane coordination Lane failure recovery Lane initialisation Encoding of data & control words SerDes Driver/Receiver Cables Connectors
11 11 SpaceFibre Integrated QoS
12 SpaceWire CODEC Packet Interface Time-Codes Management SpaceWire CODEC Serial 12
13 SpaceFibre IP Core Broadcasts short messages. Each like pair of SpW FIFOs. Management interface configures Time distribution, synchronisation, Sends and Receives packets s, BC, etc event signalling, error handling Virtual Channel Interfaces Broadcast Management SpaceFibre IP Core SerDes 13
14 SpaceFibre Quality of Service Integrated QoS scheme Priority with highest priority Bandwidth reserved with allocated bandwidth and recent low utilisation Scheduled Synchronised time-slots E.g. by broadcast messages s allocated to specific time-slots In allocated time-slot, allowed to send Integrated because All three QoS work together QoS is implemented in the hardware of the SpaceFibre interface 14
15 Virtual Channels M A C D E M U X sends when Source buffer has data to send Destination buffer has space in buffer QoS for results in highest precedence A SpW packet flowing through one does not block another packet flowing through another 15
16 QoS: Bandwidth Reserved Precedence Bandwidth Credit Counter time 16
17 QoS: Bandwidth Reserved Precedence time 17
18 QoS Priority Priority 1 Priority 2 time Priority 3 18
19 QoS Babbling Idiot Protection Priority 1 Priority 2 time Priority 3 19
20 Scheduled Precedence Time-slot
21 Configured for Priority and BW Reserved Only Time-slot
22 Simple Mixed QoS Time-slot
23 Deterministic Data Delivery Time-slot (high priority) 2 (high priority) Time-slot 1 Packets being transmitted Packets being received 23 time
24 24 SpaceFibre Networks
25 SpaceFibre Routing Switch Port 2 Port 3 SpaceFibre Port 2 SpaceFibre Interface SpaceFibre Interface SpaceFibre Port 3 Routing Switch Matrix Port 1 Port 4 SpaceFibre Port 1 SpaceFibre Interface SpaceFibre Interface SpaceFibre Port 4 Configuration Port 25
26 SpaceFibre Virtual Network 6 Instrument 1 6 I/F Port 2 6 Port 3 I/F 6 Control Processor SpaceFibre Routing Switch 6 Instrument 2 6 I/F Port 1 6 Port 4 I/F 6 Mass Memory Unit Virtual channel buffers are configured to support specific virtual channels One set of buffers is always configured to support 0, the Configuration Virtual Network 26
27 SpaceFibre Virtual Point to Point Link 6 Instrument I/F Port Port 3 I/F 6 Control Processor 2 SpaceFibre Routing Switch 6 Instrument I/F Port Port 4 I/F Mass Memory Unit 27
28 SpaceFibre Virtual Point to Point Link 6 Instrument I/F Port Port 3 I/F 6 Control Processor 2 SpaceFibre Routing Switch 6 Instrument I/F Port Port 4 I/F Mass Memory Unit 28
29 Simple SpaceFibre Network 6 Instrument I/F Port Port 3 I/F 6 Control Processor 2 SpaceFibre Routing Switch 6 Instrument I/F Port Port 4 I/F Mass Memory Unit 29
30 Spacecraft Data Handling Application Instrument I/F Port Port 3 I/F 7 Control Processor Instrument I/F Port 1 7 SpaceFibre Routing Switch Port 4 I/F Mass Memory Unit 6 6 I I 4 I 5 SpaceWire Router I/F Port Port 4 I/F 8 7 Downlink Telemetry I 6 Instruments SpaceWire - SpaceFibre Bridge 30
31 Spacecraft Data Handling Application Instrument 1 Control Processor Instrument 2 Mass Memory Unit I 3 I 4 I 5 Downlink Telemetry I 6 Instruments 31
32 Spacecraft Data Handling Application Instrument 1 Control Processor Instrument 2 SpaceFibre Routing Switch Mass Memory Unit I 3 I 4 I 5 SpaceWire SpaceFibre Bridge Downlink Telemetry I 6 Instruments 32
33 SpaceFibre Cables and Connectors 33
34 SpaceFibre Physical Layer SpaceFibre can operate over Electrical cable up to 5 m Fibre Optic cable at least 100 m Electrical version uses CML Differential High-speed 34
35 SpaceFibre Test and Development 35
36 STAR Fire SpaceFibre unit designed by STAR-Dundee Multi-purpose SpaceFibre interface SpaceWire to SpaceFibre bridge SpaceFibre packet generators/checkers SpaceFibre link analyser 36
37 STAR Fire USB SpW /BC IF SpaceFibre Port 1 (8 Virtual Channels) SpW 2 Router Reg Analyser Mictor /BC IF SpaceFibre Port 2 (8 Virtual Channels) Reg Analyser Mictor 37 RMAP Config (RMAP Target) Configuration Bus
38 38 SpaceFibre Equipment
39 39 SpaceFibre Chips
40 SpaceFibre VHDL IP Core SpaceFibre VHDL IP Core Extensively tested and validated Incorporates all capabilities Full QoS Fault detection, isolation and recovery Low latency broadcast messages Available from STAR-Dundee Implemented in a range of FPGAs Microsemi: AX, RTG4 Xilinx: V4, V5, Spartan 6, Full and lite versions Full has configurable number of s Lite is designed for a simple instrument interface with 2 s High rate data Low rate, high priority command and control 40
41 41 Radiation Tolerant SpaceFibre ASIC
42 RC64 Many Core DSP Processor Ramon Chips 64 fast CEVA X1643 DSP with FP extension and HW scheduler 300 MHz 40 GFLOPS, 384 GOPS Modem and Encrypt accelerators 4 Mbyte on-chip shared memory Fast I/O 12x SpaceFibre, SpaceWire DDR3, AD/DA LVDS I/F, NVM Rad-Hard, for space Advanced technology TSMC 65nm LP CCGA / PBGA / COB 10 Watt Modular Payloads can employ many RC64 Versatile Designed for all space missions Planned for Re-programmable in space scheduler DSP DSP DSP DSP DSP DSP DSP DSP $ $ $ $ $ $ $ $ M M M M M M M M Shared Memory MODEM DMA DDR2/3 AD/DA SpW NVM ENCRPT
43 SpaceFibre in Radiation Tolerant FPGAs 43
44 SpaceFibre Lite Evaluation Board 44 Commercial equivalent of flight proven parts Microsemi RTAX1000 TLK2711-SP SerDes Pre-programmed with STAR IP core FMC interface for connection to development boards 2.5 Gbits/s with 32-bit interface at 62.5 MHz 20% to 25% of AX1000
45 SpaceFibre on RTG4 FMC board to provide SpaceWire and SpaceFibre RTG4 SerDes running at 2.5 Gbits/s SpaceFibre interface 4% to 6% of RTG4 (2 to 8 s) SpaceWire interface 1%, RMAP Target 2% of RTG4 45
46 Demonstration RTG4 Design SpaceFibre 4 Interface RTG SpaceFibre Interface SpW SpW SpW SpW SpaceWire 46
47 SpaceFibre SpaceFibre SpaceFibre SpaceFibre SpaceFibre Demonstration STAR Fire RTG4 RTG4 Packet Generator Packet Checker SpW SpW SpW SpW SpW SpW SpW SpW Command Window USB 3.0 Brick Mk3 Brick Mk3 USB 3.0 Command Window 47
48 48
49 Conclusions 49 SpaceFibre designed specifically for spaceflight applications Integrated QoS Integrated FDIR capabilities Galvanic isolation Compatible with SpaceWire packet level Efficient design giving very small footprint Benefits Very high performance Reduced harness mass Interoperability with existing SpaceWire devices Simplification of redundancy Deterministic data delivery for control applications Single integrated network Running on RTAX and RTG4 now
50 Thank You Any questions? Demonstration in Exhibition/Coffee area 50
SpaceWire Technologies deliver multi-gigabit data rates for on-board Spacecraft. SpaceTech Expo Gregor Cranston Business Development Manager
SpaceWire Technologies deliver multi-gigabit data rates for on-board Spacecraft SpaceTech Expo 2013 Gregor Cranston Business Development Manager 1 Introducing SpaceFibre A very high-speed serial data-link
More informationSpaceWire-RT. SpaceWire-RT Status SpaceWire-RT IP Core ASIC Feasibility SpaceWire-RT Copper Line Transceivers
SpaceWire-RT SpaceWire-RT Status SpaceWire-RT IP Core ASIC Feasibility SpaceWire-RT Copper Line Transceivers 1 Overview of SpaceWire-RT Project Aims The SpaceWire-RT research programme aims to: Conceive
More informationSpaceWire-RT Update. EU FP7 Project Russian and European Partners. SUAI, SubMicron, ELVEES University of Dundee, Astrium GmbH
SpaceWire-RT Update EU FP7 Project Russian and European Partners SUAI, SubMicron, ELVEES University of Dundee, Astrium GmbH 1 Contents SpaceWire-RT project SpaceWire-RT protocols Oversampled SpaceFibre
More informationSpaceFibre IP Core, Alpha Test Programme, and Planned SpaceFibre Contracts
SpaceFibre IP Core, Alpha Test Programme, and Planned SpaceFibre Contracts Steve Parkes 1, Martin Suess 2 1 Space Technology Centre, University of Dundee, UK 2 ESA, ESTEC 1 Contents SpaceFibre IP Core
More informationSpaceWire and SpaceFibre Interconnect for High Performance DSPs
SpaceWire and SpaceFibre Interconnect for High Performance s S.M. Parkes a, B. Yu b, A. Whyte b, C. McClements b, A. Ferrer Florit b, A. Gonzalez Villafranca b, a University of Dundee, Dundee, DD1 4EE,
More informationSpaceWire-RT Project and Baseline Concepts
SpaceWire-RT Project and Baseline Concepts Steve Parkes, Albert Ferrer Space Technology Centre, University of Dundee Yuriy Sheynin, St Petersburg University of Aerospace Instrumentation 1 Aims Overview
More informationSpaceFibre Specification Draft F3
SpaceFibre Specification Draft F3 LIKELY TO CHANGE! Authors: Steve Parkes Albert Ferrer Alberto Gonzalez Chris McClements Copyright 2013 University of Dundee This page is blank intentionally. 2 Change
More informationD3.2 SpaceWire-RT Updated Specification
SPACEWIRE-RT Grant Agreement: 263148 D3.2 SpaceWire-RT Updated Specification Dissemination level: Public (PU) D3.2 SpaceWire-RT Updated Specification Lead Beneficiary: University of Dundee Author(s): Steve
More informationSpaceWire Remote Memory Access Protocol
SpaceWire Remote Memory Access Protocol Steve Parkes and Chris McClements University of Dundee, Applied Computing, Dundee, DD1 4HN, Scotland, UK. sparkes@computing.dundee.ac.uk,, cmclements@computing.dundee.ac.uk.
More informationSpaceFibre Port IP Core
The most important thing we build is trust ADVANCED ELECTRONIC SOLUTIONS AVIATION SERVICES COMMUNICATIONS AND CONNECTIVITY MISSION SYSTEMS IP Core TEC-ED & TEC-SW Final Presentation Days 6 7. December
More informationSpaceWire IP for Actel Radiation Tolerant FPGAs
SpaceWire IP for Actel Radiation Tolerant FPGAs Steve Parkes, Chris McClements Space Technology Centre, University of Dundee Zaf Mahmood Actel UK 1 Actel RTAX-S Devices 2 Radiation tolerant FPGAs Non-volatile
More informationImplimentation of SpaceWire Standard in SpaceWire CODEC using VHDL
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 9, Issue 2 (November 2013), PP. 36-40 Implimentation of SpaceWire Standard in SpaceWire
More informationD3.1 - SpaceWire-RT SDL Simulation Validation Plan
D3.1 SpaceWire-RT Simulation and Validation Plan Lead Beneficiary: Author(s): SUAI Yuriy Sheynin, Elena Suvorova, Valentin Olenev, Irina Lavrovskaya Work Package: WP3 Task: Task 3.1 Version: 2.00 Last
More informationSpaceWire ECSS-E50-12A International SpaceWire Seminar (ISWS 2003)
SpaceWire ECSS-E50-12A International SpaceWire Seminar (ISWS 2003) 4-5 November 2003, ESTEC Noordwijk, The Netherlands Steve Parkes (1), Josep Rosello (2) (1) University of Dundee, Applied Computing, Dundee,
More informationSpaceWire-RT/SpaceFibre simulation models: implementation and application
SpaceWire-RT/SpaceFibre simulation models: implementation and application Valentin Olenev Ph.D., Senior Researcher, SUAI Valentin.Olenev@guap.ru Irina Lavrovskaya Researcher, SUAI Irina.Lavrovskaya@guap.ru
More informationSpaceWire Router ASIC
SpaceWire Router ASIC Steve Parkes, Chris McClements Space Technology Centre, University of Dundee Gerald Kempf, Christian Toegel Austrian Aerospace Stephan Fisher Astrium GmbH Pierre Fabry, Agustin Leon
More informationRemote Memory Access in Embedded Networked Systems
Remote Memory Access in Embedded Networked Systems V. Olenev, I. Korobkov, L. Koblyakova, F. Shutenko SUAI 190000, B.Morskaya 67, Saint_Petersburg, Russia valentin.olenev@guap.ru, zelwa@yandex.ru, Luda_o@rambler.ru,
More informationVideo Processing Chain VPC2 SpaceWire Networking Protocol Meeting July 2005
Video Processing Chain VPC2 SpaceWire Networking Protocol Meeting 4 19-20-21 July 2005 Page 1 Summary VPC2 and SPADA_RT Activity VPC2 Architecture Data Exchange VPC2 RMAP Implementation Issue FPGA Implementation
More informationSPACEFIBRE. Session: SpaceWire Standardisation. Long Paper.
SPACEFIBRE Session: SpaceWire Standardisation Long Paper Steve Parkes 1, Chris McClements 1, Martin Suess 2 1 School of Computing, University of Dundee, Dundee, DD1 4HN, Scotland, U.K. E-mail: sparkes@computing.dundee.ac.uk
More informationSpaceWire 101. Webex Seminar. February 15th, 2006
SpaceWire 101 Webex Seminar February 15th, 2006 www.aeroflex.com/spacewire SpaceWire 101 What is SpaceWire Protocol, Links, Basic Communication Architecture Physical Layer Interface and Network Components
More informationRemote Memory Access in Embedded Networked Systems
Remote Memory Access in Embedded Networked Systems Valentin Olenev, I Korobkov, Liudmila Koblyakova, Felix Shutenko SUAI Introduction A Modern Embedded Networked Systems frequently consist of a large quantity
More informationESA-EOP needs for SpaceFibre
ESA-EOP needs for SpaceFibre Prepared by: Josep Roselló, ESA/ESTEC/EOP-SFT (Technology Coord. & Frequency Mngt Section, EO Future Missions Division) Earth Observation Programme (EOP) Directorate @ ESA/ESTEC
More informationRC64. Ramon Chips. Rad-hard high-performance DSP manycore
is named in memory of Col. Ilan Ramon, Israeli astronaut who died on board the Columbia space shuttle, 1/2/2003 Rad-hard high-performance manycore Tsvika Israeli, Director of SW, tsvika@ramon-chips.com
More informationHIGH PERFORMANCE PPC BASED DPU WITH SPACEWIRE RMAP PORT
High Performance PPC Based DPU With SpaceWire RMAP Port HIGH PERFORMANCE PPC BASED DPU WITH SPACEWIRE RMAP PORT Session: SpaceWire Components Short Paper Pekka Seppä, Petri Portin Patria Aviation Oy, Systems/Space,
More informationA ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS
A ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS Joseph R. Marshall, Richard W. Berger, Glenn P. Rakow Conference Contents Standards & Topology ASIC Program History ASIC Features
More informationOn-Board Data Systems
On-Board Data Systems Ph. Armbruster TEC-ED Email: philippe.armbruster@esa.int Slide : 1 Avionics for multi-mission platforms, hard Facts Avionics take an important share of the platform cost Many building
More informationPage 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT
Page 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT INTRODUCTION The SW IP was developped in the frame of the ESA 13345/#3 contract "Building block for System on a Chip" This presentation
More informationMulti-DSP/Micro-Processor Architecture (MDPA)
Multi-DSP/Micro-Processor Architecture (MDPA) Microelectronics Presentation Days 2010 30 March 2010, ESA/ESTEC, Noordwijk T. Helfers; E. Lembke; P. Rastetter; O. Ried Astrium GmbH Content Motivation MDPA
More informationATMEL SPACEWIRE PRODUCTS FAMILY
ATMEL SPACEWIRE PRODUCTS FAMILY Session: Components Short Paper Nicolas RENAUD, Yohann BRICARD ATMEL Nantes La Chantrerie 44306 NANTES Cedex 3 E-mail: nicolas.renaud@atmel.com, yohann.bricard@atmel.com
More informationENHANCED DYNAMIC RECONFIGURABLE PROCESSING MODULE FOR FUTURE SPACE APPLICATIONS
Enhanced Dynamic Reconfigurable Processing Module for Future Space Applications ENHANCED DYNAMIC RECONFIGURABLE PROCESSING MODULE FOR FUTURE SPACE APPLICATIONS Session: SpaceWire Missions and Applications
More informationGR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES
GR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES Session: SpaceWire Components Short Paper Sandi Habinc, Jiri Gaisler Aeroflex Gaisler, Kungsgatan 12, SE-411 19 Göteborg, Sweden sandi@gaisler.com
More informationSystem Approach for a SpaceWire Network Template reference : C-EN
System Approach for a SpaceWire Network Template reference : 100181700C-EN Prepared by Stephane DETHEVE / Bruno MASSON PLAN Page 2 SYSTEM APPROACH FOR A SPACEWIRE NETWORK INTRODUCTION SIMULATION BREADBOARDING
More informationSpaceWire Router - Status
Router - Status Working Group Meeting Dr. Stephan Fischer Dr. Steve Parkes Gerald Kempf Pierre Fabry EADS Astrium GmbH University of Dundee Austrian Aerospace GmbH ESA ESA, Noordwijk 15. Sep. 004 Outline
More informationVCOM: CONTROLLING A REMOTE RS232 INTERFACE OVER SPACEWIRE
: Controling a Remote RS232 Interface Over : CONTROLLING A REMOTE RS232 INTERFACE OVER SPACEWIRE Session: Test and Verification (Poster) Short Paper Alex Mason STAR-Dundee Ltd, c/o School of Computing,
More informationSpaceWire devices developed in JAXA s SpaceWire R&D activities in the last 3 years (and coming several years).
JAXA Status Report Part 2 SpaceWire devices developed in JAXA s SpaceWire R&D activities in the last 3 years (and coming several years). Takayuki Yuasa, Tadayuki Takahashi JAXA Masaharu Nomachi Osaka University
More informationThe SpaceWire-PnP Draft Standard. Peter Mendham Stuart Mills, Steve Parkes, Martin Kelly, Stuart Fowell
The SpaceWire-PnP Draft Standard Peter Mendham Stuart Mills, Steve Parkes, Martin Kelly, Stuart Fowell Agenda The draft standard Conceptual view of a network SpaceWire Network Management Architectural
More informationMOST (Modelling of SpaceWire Traffic): MTG-I simulation presentation
MOST (Modelling of SpaceWire Traffic): MTG-I simulation presentation PART 1 2 1 INTRODUCTION, HISTORY and CONTEXT MTG SpaceWire Network MOST presentation (1/5) 3 MOST (Modelling of SpaceWire Traffic) was
More information"Make it as simple as possible, but not simpler" Albert Einstein
White Paper "There are two ways of constructing a software design: one way is to make it so simple that there are obviously no deficiencies and the other is to make it so complicated that there are no
More informationDevelopment an update. Aeroflex Gaisler
European SpaceWire Router Development an update Sandi Habinc Aeroflex Gaisler Demand for SpaceWire Router Both European and international customers have shown interest in SpaceWire router with greater
More informationSpaceNet - SpaceWire-T. Initial Protocol Definition
SpaceNet - SpaceWire-T Revision: Draft A Issue 3.1 Date: 24th August 2009 ESA Contract Number 220774-07-NL/LvH Ref: SpW-RT WP3-200.1 Space Technology Centre School of Computing University of Dundee Dundee,
More informationBepi Colombo MMO Data Handling System SpaceWire-RMAP Interface
SpaceWire Working Group Meeting #11 June 10/11, 2008 ESA/ESTEC Bepi Colombo MMO Data Handling System SpaceWire-RMAP Interface Contributors: S. Davy, LESIA, Observatoire de Paris, France (implementation
More informationSpaceWire Backplane Application Requirements
SpaceWire Backplane Application Requirements Alan Senior 15 th December 2011 Classification Summary The work presented is part of the ESA funded SpaceWire Backplane activity reference TEC EPD/2010.88 The
More informationScalable Sensor Data Processor Development Status DSP Day - September 2014
Scalable Sensor Data Processor Development Status DSP Day - September 2014 83230347-DOC-TAS-EN-003 Presentation of the SSDP ASIC Program & Context SSDP will be the first Space Qualified European multi-core
More informationMARC Mini-Project and SpaceWire-RT
Distributed, Real- Time, Embedded Systems MARC Mini-Project and SpaceWire-RT SpaceWire Working Group Meeting #12 17 th February 2009, ESTEC Presented by: Stuart D Fowell www.scisys.co.uk Proprietary Information
More informationSmartSSR DTN Router. Alan Mick David Edell Workshop on Spacecraft Flight Software FSW-10, 12/8/2010 NOT SUBJECT TO EXPORT (ITAR) CONTROL
SmartSSR DTN Router 2010 Workshop on Spacecraft Flight Software FSW-10, 12/8/2010 NOT SUBJECT TO EXPORT (ITAR) CONTROL Alan Mick David Edell Alan.Mick@jhuapl.edu David.Edell@jhuapl.edu V02, 11/29/2010
More informationInternetworking Over SpaceWire: A Link-Layer Layer Broadcast Service for Network Stack Support
Internetworking Over SpaceWire: A Link-Layer Layer Broadcast Service for Network Stack Support Robert Klar, Sandra G. Dykes, Allison Roberts, Chris Mangels, Buddy Walls, Mark A. Johnson, Kristian Persson
More informationVirtual Prototyping in SpaceFibre System-on-Chip Design
Virtual Prototyping in SpaceFibre System-on-Chip Design System-level design Elena Suvorova, Nadezhda Matveeva, Ilya Korobkov, Alexey Shamshin, Yuriy Sheynin Saint-Petersburg State University of Aerospace
More informationReducing SpaceWire Time-code Jitter
Reducing SpaceWire Time-code Jitter Barry M Cook 4Links Limited The Mansion, Bletchley Park, Milton Keynes, MK3 6ZP, UK Email: barry@4links.co.uk INTRODUCTION Standards ISO/IEC 14575[1] and IEEE 1355[2]
More informationSpaceWire RMAP Protocol
SpaceWire RMAP Protocol SpaceWire Working Group Meeting Steve Parkes University of Dundee Aims of RMAP Remote Memory Access Protocol Provide a means of Writing to Reading from Registers or memory on a
More informationThe SpaceWire CODEC International SpaceWire Seminar (ISWS 2003) 4-5 November 2003, ESTEC Noordwijk, The Netherlands
The SpaceWire CODEC International SpaceWire Seminar (ISWS 2003) 4-5 November 2003, ESTEC Noordwijk, The Netherlands Chris McClements (1), Steve Parkes (1), Agustin Leon (2) (1) University of Dundee, Applied
More informationSpaceWire RMAP Protocol
SpaceWire RMAP Protocol SpaceWire Working Group Meeting Steve Parkes University of Dundee RMAP Review Final review before ECSS Changes since last meeting/draft C Go through book section by section Review
More informationSWIFU: SPACEWIRE INTERFACE UNIT FOR VERSATILE SENSOR
SWIFU: SPACEWIRE INTERFACE UNIT FOR VERSATILE SENSOR INTEGRATION ON THE EXOMARS CHASSIS BREADBOARD Session: Spacewire Missions and Applications Short Paper Lee C. G.-Y., Obstei R. von Hoerner & Sulger
More informationThe development of EGSE COTS products for highspeed O/B interfaces for advanced Spacecraft and Instruments
Space & Ground Systems The development of EGSE COTS products for highspeed O/ interfaces for advanced Spacecraft and Instruments 25-27 September 202 SESP, ES-ESTEC, Noordwijk Issue Rev 0 Overview Introduction
More informationSpaceWire IP Cores for High Data Rate and Fault Tolerant Networking
SpaceWire IP Cores for High Data Rate and Fault Tolerant Networking E. Petri 1,2, T. Bacchillone 1,2, N. E. L Insalata 1,2, T. Cecchini 1, I. Del Corona 1,S. Saponara 1, L. Fanucci 1 (1) Dept. of Information
More informationTowards SpaceWire Plug-And-Play ECSS Standard
Towards SpaceWire Plug-And-Play ECSS Standard David Jameux SpaceWire 2011, San Antonio (TX), USA 08/11/2011 Background 1. SpaceWire: a. initiated by ESA b. allows embarking high speed data networks on
More informationThe Operation and Uses of the SpaceWire Time-Code International SpaceWire Seminar 2003
The Operation and Uses of the SpaceWire Time-Code International SpaceWire Seminar 2003 Steve Parkes Space Systems Research Group University of Dundee Need for Time-Codes! Needed for control applications
More informationMass Memory Storage and the use of Commercial Off the Shelf (COTS) EEE Components.
Workshop on High End Digital Processing Technologies and EEE Components for Future Space Missions Mass Memory Storage and the use of Commercial Off the Shelf (COTS) EEE Components. A. Zadeh, J. Ilstad,
More informationMassively Parallel Processor Breadboarding (MPPB)
Massively Parallel Processor Breadboarding (MPPB) 28 August 2012 Final Presentation TRP study 21986 Gerard Rauwerda CTO, Recore Systems Gerard.Rauwerda@RecoreSystems.com Recore Systems BV P.O. Box 77,
More informationHIGH PERFORMANCE ELECTRONICS FOR THE NEW SPACE AGE
APP18-01c APPLICATION NOTE NOVO SPACE HIGH PERFORMANCE ELECTRONICS FOR THE NEW SPACE AGE INTRODUCTION Most subsystem can be partially or fully implemented using one or more of Novo s components. This document
More informationSpaceNet - SpaceWire-RT. Initial Protocol Definition
SpaceNet - SpaceWire-RT Initial Revision: Draft A Issue 1.1 Date: 12 th May 2008 ESA Contract Number 220774-07-NL/LvH Ref: SpW-RT WP3-200.1 Space Technology Centre School of Computing University of Dundee
More informationThe Geostationary Operational Satellite R Series (GOES-R) SpaceWire Implementation
The Geostationary Operational Satellite R Series (GOES-R) SpaceWire Implementation Session: SpaceWire Missions and Applications William H. Anderson NASA Goddard Space Flight Center/MEI Technologies E-mail:
More informationTAS RTU PRODUCTS. ADCSS 2015 Noordwijk. Thales Alenia Space 23/10/2015. Ref.: DOC-TAS-EN-001
TAS RTU PRODUCTS ADCSS 2015 Noordwijk 83230356-DOC-TAS-EN-001 TAS PRODUCTS & DEVELOPMENT 83230356-DOC-TAS-EN-001 TAS-BELGIUM HIGH POWER AVIONICS Development programme underway under ARTES R&D Modular PLDIU
More informationRecent ASIC Developments by NEC
20th, Feb. 2008 Recent ASIC Developments by NEC Hiroki Hihara NEC TOSHIBA Space Systems, Ltd. 1 Space Cube Architecture - a mutual subset of T-Engine architecture (1) from Palm-top size reference model
More informationSwitch Fabric Architecture. Jack Regula January 12, 2001
Switch Fabric Architecture Jack Regula January 12, 2001 PLX Switch Fabric Architecture Agenda Communications Infrastructure Trends What Is a Switch Fabric? How Does it Work? The Compelling Nature of Switch
More informationCharacterizing the Performance of SpaceWire on a LEON3FT. Ken Koontz, Andrew Harris, David Edell
Characterizing the Performance of SpaceWire on a LEON3FT Ken Koontz, Andrew Harris, David Edell Introduction SpaceWire is emerging as standard high-performance data interface Recent NASA missions include
More informationNetwork on Chip round table European Space Agency, ESTEC Noordwijk / The Netherlands 17 th and 18 th of September 2009
Network on Chip round table European Space Agency, ESTEC Noordwijk / The Netherlands 17 th and 18 th of September 2009 Ph. Armbruster Head of Data Systems Division European Space Agency - ESTEC 17 th of
More informationFinal Presentation. Network on Chip (NoC) for Many-Core System on Chip in Space Applications. December 13, 2017
Final Presentation Network on Chip (NoC) for Many-Core System on Chip in Space Applications December 13, 2017 Dr. ir. Gerard Rauwerda Gerard.Rauwerda@recoresystems.com NoC round table Network-on-Chip (NoC)
More informationSignal Conversion in a Modular Open Standard Form Factor. CASPER Workshop August 2017 Saeed Karamooz, VadaTech
Signal Conversion in a Modular Open Standard Form Factor CASPER Workshop August 2017 Saeed Karamooz, VadaTech At VadaTech we are technology leaders First-to-market silicon Continuous innovation Open systems
More informationSpaceWire Router Data Sheet
Ref.: UoD_SpW-0X_ Issue:.0 Date: 8 th August 00 SpaceWire Router Data Sheet Ref: UoD_SpW-0X_ Document Revision: Issue.0 Date: 8 th August 00 Prepared by - Chris McClements, University of Dundee Steve Parkes,
More informationOptimal Management of System Clock Networks
Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple
More informationStandardisation of PF/PL interfaces TAS point of view
ADCSS-2014 workshop Day 3 ESTEC October 29, 2014 30/10/2014 Standardisation of PF/PL interfaces TAS point of view 83230352-DOC-TAS-EN-002 Ref.: Agenda For Proteus, H/P, Sentinel 3, Telecom, the following
More informationSpaceWire 101 Seminar MAPLD 2006 SpaceWire origins and purpose From IEEE 1355 to ECSS-E-50-12A
SpaceWire 101 Seminar MAPLD 2006 SpaceWire origins and purpose From IEEE 1355 to ECSS-E-50-12A Ph. Armbruster TEC-ED Head of Data Systems Division ESA/ESTEC Slide : 1 Contents A little bit of History Transputers
More informationXilinx Virtex-5QV Update and Space Roadmap Kangsen Huey Space Marketing Aerospace & Defense 17th, March, 2016
Xilinx Virtex-5QV Update and Space Roadmap Kangsen Huey Space Marketing Aerospace & Defense 17th, March, 2016 Status of V5QV Many programs have built hardware and integrated into Spacecrafts awaiting for
More informationA HT3 Platform for Rapid Prototyping and High Performance Reconfigurable Computing
A HT3 Platform for Rapid Prototyping and High Performance Reconfigurable Computing Second International Workshop on HyperTransport Research and Application (WHTRA 2011) University of Heidelberg Computer
More informationExoMars Rover Vehicle
Page: 2 of 21 PAGE INTENTIONALLY LEFT BLANK Page: 3 of 21 TABLE OF CONTENTS 1 INTRODUCTION... 5 1.1 Purpose and Scope... 5 1.2 Priority of requirements... 5 1.3 Guidelines and Traceability... 5 2 DOCUMENTS...
More informationResearch and Analysis of Flow Control Mechanism for Transport Protocols of the SpaceWire Onboard Networks
Research and Analysis of Flow Control Mechanism for Transport Protocols of the SpaceWire Onboard Networks Nikolay Sinyov, Valentin Olenev, Irina Lavrovskaya, Ilya Korobkov {nikolay.sinyov, valentin.olenev,
More informationFlexRay and Automotive Networking Future
FlexRay and Automotive Networking Future Chris Quigley Warwick Control Technologies Presentation Overview High Speed and High Integrity Networking Why FlexRay? CAN Problems Time Triggered Network Principles
More informationSpaceCommRTOS. From a formal RTOS concept to a universal communication mechanism for distributed real-time systems
SpaceWire Working group 15th Sept 2004 SpaceCommRTOS From a formal RTOS concept to a universal communication mechanism for distributed real-time systems Eric.Verhulst@OpenLicenseSociety.org www.openlicensesociety.org
More informationINT G bit TCP Offload Engine SOC
INT 10011 10 G bit TCP Offload Engine SOC Product brief, features and benefits summary: Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured ASIC flow.
More informationBuilding Blocks For System on a Chip Spacecraft Controller on a Chip
PIO/TEST/WDOGN/ 19 ERRORN 2 Clock, Reset CT_PULSE CT_EVENT 4 4 4 SWB0 : Space Wire SWB1 : Space Wire SWB2 : Space Wire HKP Housekeeping Packetizer Context RA CT CCSDS Time anager SWT SWITCH ATRIX IT from
More informationMA5400 IP Video Gateway. Introduction. Summary of Features
MA5400 IP Video Gateway Introduction The MA5400 IP Video Gateway bridges the gap between the MPEG-2 and IP domains providing an innovative solution to the need to transport real-time broadcast quality
More informationD Consolidated set of Requirements for SpaceWire-RT
D 1.1 Consolidated set of Requirements for SpaceWire-RT Lead Beneficiary: Author(s): SMIC, ASTR Viacheslav Grishin, Paul Rastetter, Petr Eremeev, Anatoly Lobanov Work Package: WP 01 Task: Task 8 Version:
More informationNext Generation Microprocessor Functional Prototype SpaceWire Router Validation Results
Next Generation Microprocessor Functional Prototype SpaceWire Router Validation Results Jonas Ekergarn, Jan Andersson, Andreas Larsson, Daniel Hellström, Magnus Hjorth Aeroflex Gaisler AB Roland Weigand
More informationTopNet implementation: SpW IP Tunnel and Protocol Analyser
TopNet implementation: SpW IP Tunnel and Protocol Analyser Vitulli R. TEC-EDP Email: Raffaele.Vitulli@esa.int Slide : 1 SpaceWire System Node 71 Node 72 Node 61 Router 2 Node 73 Node 62 Router 1 Router
More informationLEVERAGING SERIAL DIGITAL INTERFACES STANDARDIZATION: THE RASTA REFERENCE ARCHITECTURE FACILITY AT ESA
LEVERAGING SERIAL DIGITAL INTERFACES STANDARDIZATION: THE RASTA REFERENCE ARCHITECTURE FACILITY AT ESA Session: Spacewire onboard equipment and software Short Paper Aitor Viana Sanchez, Gianluca Furano,
More informationSoCWire: a SpaceWire inspired fault tolerant Network on Chip approach for reconfigurable System-on-Chip in Space applications
SoCWire: a SpaceWire inspired fault tolerant Network on Chip approach for reconfigurable System-on-Chip in Space applications Björn Osterloh Institute of Computer and Network Engineering TU Braunschweig,
More informationIntelop. *As new IP blocks become available, please contact the factory for the latest updated info.
A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment
More informationSCRAMNet GT. A New Technology for Shared-Memor y Communication in High-Throughput Networks. Technology White Paper
Technology White Paper SCRAMNet GT A New Technology for Shared-Memor y Communication in High-Throughput Networks Introduction A number of today s most advanced networking applications require the fast
More informationPrototyping NGC. First Light. PICNIC Array Image of ESO Messenger Front Page
Prototyping NGC First Light PICNIC Array Image of ESO Messenger Front Page Introduction and Key Points Constructed is a modular system with : A Back-End as 64 Bit PCI Master/Slave Interface A basic Front-end
More informationProposed Technical Solution for Half Duplex SpW
SpaceWire Evolutions Proposed Technical Solution for Half Duplex SpW 17 th SpaceWire Working Group, 14 th December 2011 Noordwijk, Netherlands ESA Contract Number 4000104023, SpaceWire Evolutions Slide
More informationProposed SOIS Plug-and-Play Architecture and Resulting Requirements on SpaceWire Mapping
Distributed, Real- Time, Embedded Systems Proposed SOIS Plug-and-Play Architecture and Resulting Requirements on SpaceWire Mapping, Dundee, UK Presented by: Stuart D Fowell www.scisys.co.uk Overview Existing
More informationGOES-R SpaceWire Implementation
GOES-R SpaceWire Implementation William Anderson GSFC/MEI Technologies Inc. William.H.Anderson@nasa.gov International SpaceWire Conference 2007 Dundee, Scotland, UK September 17, 2007 1 GOES-R SpaceWire
More informationSPACEWIRE DRIVEN ARCHITECTURE FOR THE ASTRO-H SATELLITE
SPACEWIRE DRIVEN ARCHITECTURE FOR THE ASTRO-H SATELLITE Session: SpaceWire missions and applications Long Paper Masanobu Ozaki, Tadayuki Takahashi, Motohide Kokubun, Takeshi Takashima, Hirokazu Odaka Institute
More informationCSP: HIGH PERFORMANCE RELIABLE COMPUTING FOR SMALLSATS
CSP: HIGH PERFORMANCE RELIABLE COMPUTING FOR SMALLSATS Katherine Conway, Bert Vermeire, Jordan Healea, David Strobel Space Micro Inc. CubeSat Developers Workshop 2017 Cal Poly San Luis Obispo April 26-28,
More informationPEX 8636, PCI Express Gen 2 Switch, 36 Lanes, 24 Ports
Highlights PEX 8636 General Features o 36-lane, 24-port PCIe Gen2 switch - Integrated 5.0 GT/s SerDes o 35 x 35mm 2, 1156-ball FCBGA package o Typical Power: 8.8 Watts PEX 8636 Key Features o Standards
More informationCCSDS Spacecraft Onboard Interface Services
CCSDS Spacecraft Onboard Interface Services SpaceWire Working Group Meeting Steve Parkes University of Dundee Aims of Spacecraft Onboard Interface Services Standardise Hardware Software Encourage reuse
More informationGAISLER. SpaceWire CODEC with RMAP GRSPW / GRSPW-FT CompanionCore Data Sheet
SpaceWire CODEC with RMAP GRSPW / GRSPW-FT CompanionCore Data Sheet Features Full implementation of SpaceWire standard ECSS-E-ST-50-12C Protocol ID extension ECSS-E-ST-50-11C RMAP protocol ECSS-E-ST-50-11C
More informationA Reference Architecture for Payload Reusable Software (RAPRS)
SAND2011-7588 C A Reference Architecture for Payload Reusable Software (RAPRS) 2011 Workshop on Spacecraft Flight Software Richard D. Hunt Sandia National Laboratories P.O. Box 5800 M/S 0513 Albuquerque,
More informationSpaceWire Remote Terminal Controller
Remote Terminal Controller Presented by Jørgen Ilstad On board Payload Data Section, ESTEC Wahida Gasti, ESA ESTEC Co Authors Sandi Habinc, Gaisler Research Peter Sinander, SAAB Space Slide : 1 Overview
More informationAdapter Modules for FlexRIO
Adapter Modules for FlexRIO Ravichandran Raghavan Technical Marketing Engineer National Instruments FlexRIO LabVIEW FPGA-Enabled Instrumentation 2 NI FlexRIO System Architecture PXI/PXIe NI FlexRIO Adapter
More information