HIGH PERFORMANCE ELECTRONICS FOR THE NEW SPACE AGE
|
|
- Job John Hicks
- 5 years ago
- Views:
Transcription
1 APP18-01c APPLICATION NOTE NOVO SPACE HIGH PERFORMANCE ELECTRONICS FOR THE NEW SPACE AGE INTRODUCTION Most subsystem can be partially or fully implemented using one or more of Novo s components. This document presents the vision of the company on what is possible with current and future Novo s products. These applications can be grouped in three broad categories: 1. Payloads 2. Avionics 3. Avionics and payload combined This application note presents one example for each category. In the Annex, there is a brief general discussion on system reliability. This document is a draft. September 2018, Novo Space, - For more information contact info@novo.space 1
2 SYSTEM COMPONENTS Novo s products are well suited for high-bandwidth subsystems and payloads such as highresolution cameras, high-throughput video, avionics, communication payloads, and synthetic-aperture radars. These high-performance components will favor a higher level of integration, where complex tasks are performed not by different subsystems in individual boxes but in modules connected through a highthroughput backplane, to enable high levels of reliability and low SWaP (see case study 3). The SpaceVPX [1] ecosystem developed by Novo Space [7] includes SpaceVPX backplanes (motherboards), SpaceVPX daughterboards, and FMC [2] mezzanine cards: - Backplanes. The backplane provides fast interconnect through high-speed serial links. Novo s backplanes are designed for the specific needs of the mission, according to the level of reliability and number of SpaceVPX boards in the system. - SpaceVPX daughterboards. Novo developed three different daughterboards: one CPU [3] and two Signal Processors or Smart Carriers [4, 5]. Novo is planning to develop a SpaceVPX Switch in FMC mezzanine cards. FMC cards offer flexibility to add mission-specific hardware to the system. Novo Space is developing the following FMC boards: Solid-State Recorder (SSR) or mass memory [6] High-speed ADC and DAC High-throughput interfaces like Camera Link and SpaceWire. Low-speed control interfaces like MIL-STD-1553-B, UART, CAN, and more. In this application note, the SpaceVPX daughterboards and the FMC mezzanine cards are represented using blue and green circles respectively. Blue bubbles with a heavy dark outer line represent SpaceVPX CPUs and blue bubbles without the outer line represent SpaceVPX Smart Carriers. September 2018, Novo Space, - For more information contact info@novo.space 2
3 Figure 1: 3U SpaceVPX daughterboard and FMC Mezzanine card The SpaceVPX daughterboards are the core of the system. The CPU consumes very low power and supports multiple Operating Systems. It can be used to control the activity inside and outside the SpaceVPX box. On the other hand, the Smart Carriers are high-performance and power hungry processing systems. Refer to [3, 4, 5, 6] for more information on Novo s products. Table 1 presents the slot and module profiles applicable to both the Smart Carriers and the CPU. These profiles are described in detail in [1]. Table 1: Slot and module profiles supported by the CPU and Smart Carriers. September 2018, Novo Space, - For more information contact info@novo.space 3
4 These two slot profiles specify the way in which the 224 pins in the SpaceVPX connector are assigned to the different planes defined in the standard. The two profiles as implemented by both the CPU and the Smart Carrier are illustrated in Figure 2. Key Key Utility P0 Utility P0 DP0 (FP) DP0 (FP) DP1 (FP) DP1 (FP) NA CP08 (TP) CP07 (TP) CP06 (TP) CP05 (TP) CP04 (TP) CP03 (TP) CP02 (TP) CP01 (TP) Space UM Signals 1-4 Key User 4 SE NA User 8 DIFF CP02 (TP) CP01 (TP) Expansion User Defined 32 Pairs (DIFF) Key Utility Plane Data Plane Control Plane Expansion Plane User defined pins SpaceUM signals Figure 2: System Controller profile SLT3-CON-2F8T (left), payload profile SLT3-PAY-2F1Q2T (center), references (right). The SLT3-CON-2F8T profile has eight Thin Pipes (TP, four differential pairs) to control the activity in the subsystem through the Control Plane and the SLT3-PAY-2F1Q2T has only two pipes for redundancy. Both profiles have two Data Plane Fat Pipes (FP, eight differential pairs). In addition, the SLT3-CON-2F8T profile drives the signals that are connected to the Space Utility Management module (SpaceUM), such as clocks and resets. In 2019, Novo Space will develop a Switch consisting of six FPs and two TPs on the Data Plane and Control Plane respectively, as shown in Figure 3. September 2018, Novo Space, - For more information contact info@novo.space 4
5 Key Utility P0 DP0 (FP) DP1 (FP) DP2 (FP) DP3 (FP) DP4 (FP) User 8 SE DP5 (FP) User 8 DIFF CP02 (TP) CP01 (TP) Key Figure 3: Switch profile SLT3-SWH-6F2T September 2018, Novo Space, - For more information contact info@novo.space 5
6 APPLICATIONS CASE STUDY I: PAYLOAD SYNTHETIC APERTURE RADAR (SAR) This section presents a case study consisting of a 32-elements digital phased array radar. The raw data is processed onboard the satellite to reduce the amount of data downloaded to ground. Each Novo Space module has eight serial data interfaces routed between the FMC mezzanine card and the SpaceVPX board, supporting a 4 ADC / 4 DAC mezzanine card capable of synthesizing and sampling the baseband signals for four radiating elements of the antenna. Each SpaceVPX Smart Carrier acts on the amplitude and the phase at the four signals sent to and received from each radiating element in order to steer the beam in the desired angle. In the star configuration selected for this application, the data from the ADCs is preprocessed in the Smart Carriers and sent to the Formatter. The Formatter reroutes the data to the corresponding Smart Carrier to perform the next step in the processing chain. The Formatter is implemented using Novo s CPU working in System Controller configuration. The Smart Carriers are called DSP in this configuration due to the specific tasks implemented in these boards. The DDR3 memory on the Smart Carrier buffers the data transferred between the FMC and the SpaceVPX interface. If the duty cycle of the conversion windows used to sample the echo signal and the sampling frequency are high, then the serial data interface between each DSP module and the Formatter module will not support the data rate generated by the four ADCs on the FMC card. In that case, the unused serial data interfaces available on each DSP module can be used to connect the DSP modules to each other, resulting in a mesh topology with a distributed Data Switch. September 2018, Novo Space, - For more information contact info@novo.space 6
7 Figure 4: Synthetic-aperture radar with star topology backplane The Formatter module is in charge of the last processing layer, including image compression and storage. The SSR FMC securely stores formatted data, which are retrieved and sent to the downlink through the frontal SpaceWire (SpW) connectors in the CPU board when the satellite is in view of the ground station. Other interfaces can be implemented to support higher data rates. The SpaceVPX IO module is used to receive commands from and send telemetry data to the control and data handling (CDH) subsystem. The architecture described in this section can be implemented using the following Novo s components: 1 x SpaceVPX CPU 8 x SpaceVPX Smart Carrier 1 x SpaceVPX I/O board, custom design 1 x FMC SSR 8 x FMC 4xADC/4xDAC 1 x 10 slots SpaceVPX backplane with Power module and SpaceUM September 2018, Novo Space, - For more information contact info@novo.space 7
8 Fully digital phased array, 32-radiating elements 1 TB storage in SLC or 8 TB storage in MLC (*) Slant range resolution better than 5 meters High-performance processing system JTAG network (**) Ruggedized design Operational temperature: -25 C to +60 C Robust system diagnosis and control through IPMI Figure 5: Render of the SAR subsystem (*) Data protected with Reed-Solomon encoding and interleaving (**) All modules connected to the same network accessible from the side September 2018, Novo Space, - For more information contact info@novo.space 8
9 CASE STUDY II: AVIONICS FOR SMALL SATELLITES The avionics subsystem is critical to the mission since it controls the communications and attitude of the satellite, among other critical functions. Hence, the subsystem cannot fail, and even temporary failures could present a high risk to the mission. For this reason, a fully redundant system in mesh configuration is presented in this section. A mesh topology connects each slot directly to every other slot without the use of a centralized Switch slot, although a switch can be embedded in the Payload modules. In the application presented in this section, each component in the subsystem has its own redundancy with full cross-strapping connecting all the components and redundancies. In a full-mesh, the failure of one module does not affect the ability of any working module to communicate with any other module in the mesh. Figure 6: Fully redundant avionics subsystem with mesh topology backplane September 2018, Novo Space, - For more information contact info@novo.space 9
10 In this system designed for small satellites, the functionalities of both CDH and the Attitude and Orbit Control subsystem (AOCS) are combined in a single SpaceVPX module to reduce size, weight, and power (SWaP). The telemetry data generated in the SpaceVPX subsystem and the data received from external payloads are stored in the SSR. This information is downloaded to ground through the High- Data Rate Downlink when the ground station is in range. The avionics of a small satellite described in this subsection can be implemented with the following Novo s components: 2 x SpaceVPX CPU 2 x SpaceVPX Smart Carrier 2 x FMC SSR 2 x FMC High data rate modulator, not developed yet 1 x SpaceVPX I/O board custom design 1 x 5 slots SpaceVPX backplane custom design 1 x Power module 10 Gbps bandwidth between any two components 1 TB storage in SLC or 8 TB storage in MLC (*) Functional redundancy Mesh configuration JTAG network (**) External payload Optional 1553 interface Optional SpW interface Optional CAN interface Ruggedized design Operational temperature: -25 C to +60 C Robust system diagnosis and control through IPMI Figure 71: Render of the fully redundant avionics subsystem (*) Protected with Reed-Solomon encoding and Interleaving (**) All modules connected to the same network accessible from the side September 2018, Novo Space, - For more information contact info@novo.space 10
11 Figure 7 shows a render of the subsystem described in this subsection displaying only the nominal modules. The subsystem has no credible single points of failure. The spare modules can be powered on and off as needed and work in cold or hot backup configuration. The Data and Control Planes are dualredundant (point-to-point cross-strapped). September 2018, Novo Space, - For more information contact info@novo.space 11
12 CASE STUDY III: AVIONICS AND PAYLOAD IN THE SAME BOX In most not-so-small satellites, the AOCS and CDH subsystems are implemented in two different modules, enabling development teams to work independently and integrate the system later on. This level of modularity is also beneficial in reusing modules in multiple missions. When splitting the functionality in multiple modules, the two Data Planes Fat Pipes (eight differential pairs) per module defined in the standard are insufficient to connect all the electronic boards in a mesh. In this case, a Star topology can be used to connect the modules. A Star topology connects Payloads through a centralized Switch. In a Dual Star configuration, a second Switch is added to the system to increase the overall fault tolerance. Every Payload slot in the system is connected to both Switches. There is cross-strapping between the primary and redundant modules so that any one module can fail and the remaining modules can operate with any of the primary or redundant modules. September 2018, Novo Space, - For more information contact info@novo.space 12
13 Figure 8: Fully redundant avionics subsystem and payload with dual star topology backplane The two main disadvantages of the dual-star system are SWaP and cost. As described above, the SpaceVPX standard groups the eight data lanes in the Data Plane into two Fat Pipes, reducing the flexibility of the modules. A non-standard use of the serial data lanes gives the system a higher level of reliability in exchange for bandwidth. For example, a fully functional mesh can be implemented using the eight serial data lanes individually as depicted in Figure 9. September 2018, Novo Space, - For more information contact info@novo.space 13
14 SpaceVPX Modulator (Nominal) Solid State Recorder (Nominal) I/Os (Nominal) Sensors and Actuators Payload (Nominal) CDH (Nominal) AOCS (Nominal) Amplifier & Antenna Gimbals, gain control, etc High DR Downlink (Nominal) High DR Downlink (Redundant) I/Os (int. redundancy) Low DR Link Heaters and thermistors Modulator (Redundant) Payload (Redundant) CDH (Redundant) AOCS (Redundant) Solid State Recorder (Redundant) I/Os (Redundant) SpaceVPX Data plane SpaceVPX Control plane SpaceVPX Expansion plane SpaceVPX User defined FMC External interface Figure 9: Fully redundant avionics subsystem and payload with mesh topology backplane. The bold red line between CDH and the High-DR Downlink represents two serial data lines used to download high volumes of data stored in the SSR during periods of no visibility of the ground station. Figure 10 shows a render of the physical configuration of the subsystem described in this section displaying only the nominal modules. September 2018, Novo Space, - For more information contact info@novo.space 14
15 10 Gbps bandwidth between any two components 1 TB storage in SLC or 8 TB storage in MLC (*) Modular redundancy Double Star configuration Dynamic data routing JTAG network (**) Internal payload Optional 1553 and SpW interfaces Ruggedized design Operational temperature: -25 C to +60 C Robust system diagnosis and control through IPMI. Figure 10: Render of the fully redundant avionics subsystem and payload (*) Protected with Reed-Solomon encoding and Interleaving (**) All modules connected to the same network accessible from the side The subsystem has no credible single points of failure. The spare modules can be powered on and off as needed and work in cold or hot backup configuration. The Data and Control Planes are dualredundant (point-to-point cross-strapped). September 2018, Novo Space, - For more information contact info@novo.space 15
16 REFERENCES [1] ANSI/VITA SpaceVPX System, ANSI/VITA OpenVPX System Standard, April 2015 [2] ANSI/VITA 57.1 FPGA Mezzanine Card (FMC) Standard, Approved July 2008 (Revised February 2010) [3] Novo Space, 3U SpaceVPX SMART CPU Product Brief, August 2018 [4] Novo Space, 3U SpaceVPX SMART CARRIER I Product Brief, August 2018 [5] Novo Space, 3U SpaceVPX SMART CARRIER II Product Brief, August 2018 [6] Novo Space, FMC Mass Memory Unit Product Brief, August 2018 [7] Novo Space, 3U SpaceVPX Systems Overview, August 2018 September 2018, Novo Space, - For more information contact info@novo.space 16
17 ANNEX: SYSTEM RELIABILITY The reliability of a single component depends on the ambient and circumstances in which it will operate, the orbit and length of the mission. The following is a general discussion on how the architecture and configuration of the system can improve the reliability of the system. In general terms, the reliability of the system depends on the number of unique functions, the reliability of the components implementing those functions, and the level of redundancy for each component. In this section, we analyze the reliability of the SAR system presented in the first case study and the way in which the SpaceVPX standard allows to add modular functionality when needed. Figure 11 shows the reliability model for the SAR system. Figure 11: SAR system reliability model We assumed for this analysis that the IO board has no credible points of failure. The reliability of the SpaceUM module is also ignored in this analysis in order to simplify the model. Mathematically, the reliability of the system is given by: Reliability = p. p. p where p is the reliability of the Formatter and SSR combined, p is the reliability of the eight DSP and eight ADC/DAC FMC combined in series, and p is the reliability of the Power module composed of two redundant power supply sub-modules. The reliability of the set of modules performing different functions in the system can be evaluated using the binomial distribution considering the number of September 2018, Novo Space, - For more information contact info@novo.space 17
18 modules performing the same function and the number of redundancies. The probability of getting exactly k successes in n trials is given by the following probability mass function: f(k, n, p) = Pr(X = k) = n k p. (1 p) evaluating this function for each type of element in the system: where pf, pf, pf are the probability of failure of the Formatter, DSP, and Power module respectively, and p, p, p are the reliability of each set of modules performing identical functions. The reliability of the system can be expressed in terms of the individual probabilities of failure of each module: Reliability = (1 pf ). (1 pf ). 1 pf The reliability of the Power module increases due to the redundancy defined in the standard, whereas the DSP modules are the components contributing the most to the degradation of the system reliability because they are connected in series in the reliability model; in other words, eight modules out of eight must work for the system to work. Some systems have many elements performing similar functions, such as sonars, radars, wireless telecommunications equipment, and other multiple input multiple output (MIMO) systems. These systems can deliver value even when some of the elements do not work properly. In most modern systems, each element can be reprogrammed to cover the functionality of the missing element. For example, when the transmit/receive module (TRM) in a radar system fails, the antenna pattern is recalculated and the gain and phase shift of the remaining TRM modules are reprogrammed to obtain an antenna pattern similar to the original one using all the modules. In these cases, the operation under degraded functionality is accepted. Assuming the system shown in Figure 11 is capable of performing its function when at least seven out of the eight DSP modules are working, then the reliability can be calculated as follows: p = f(7, 8, p ) + f(8, 8, p ) = 8 (1 fp ) fp + (1 fp ) September 2018, Novo Space, - For more information contact info@novo.space 18
19 The degraded operation mode brings functional redundancy to the system. When this is accepted, only one out of two power supplies and seven out of eight DSP modules need to work properly for the system to work. In this case, the only single point of failure in the system is the Formatter module. If this is not an acceptable risk, a second Formatter can be added to increase the reliability of the system. Assuming equal reliability for every module, then the reliability of the system is: Reliability = (1 fp ). (8 (1 fp) fp + (1 fp) ) module. Figure 12 shows the reliability of the system assuming equal probability of failure for each Figure 12: System reliability As shown in Figure 12, the reliability of the original system with no modular or functional redundancy is low. Even for a probability of failure for each module below 2%, the reliability of the system is worse than 85% (blue line). Adding a second Formatter (red line) has almost no impact on the reliability of the system because the high risk of failure given by the eight DSP modules is not mitigated. When the degraded operation is accepted, the reliability increases (green line) to 97%. Adding a second Formatter to the system at this point has a more significant impact because its probability of failure has a higher contribution to the system reliability equation once the failure of one DSP module is accepted. The reliability increases up to 99% (black line) when a second Formatter is added and the contribution is higher when the probability of failure of each component increases. For September 2018, Novo Space, - For more information contact info@novo.space 19
20 example, for a probability of failure per module of 10%, the system reliability increases 7.3% adding a second Formatter. Figure 13 presents a system with redundant Formatter modules. Figure 13: Synthetic-aperture radar with star topology backplane and redundant controller In this configuration, CDH controls the active redundancy by means of a bi-level signal connected to the SpaceUM module. The SpaceUM module redirects the signals in the Utility Plane driven by the active Formatter to the DSP modules. The UM module also powers on and off the corresponding Formatter module according to the state of the same signal. September 2018, Novo Space, - For more information contact info@novo.space 20
Network on Chip round table European Space Agency, ESTEC Noordwijk / The Netherlands 17 th and 18 th of September 2009
Network on Chip round table European Space Agency, ESTEC Noordwijk / The Netherlands 17 th and 18 th of September 2009 Ph. Armbruster Head of Data Systems Division European Space Agency - ESTEC 17 th of
More informationEmbedded Tech Trends 2014 Rodger H. Hosking Pentek, Inc. VPX for Rugged, Conduction-Cooled Software Radio Virtex-7 Applications
Embedded Tech Trends 2014 Rodger H. Hosking Pentek, Inc. VPX for Rugged, Conduction-Cooled Software Radio Virtex-7 Applications System Essentials: Rugged Software Radio Industry Standard Open Architectures
More informationBLM and BWS installation examples
BLM and BWS installation examples Front Back LHC BLM system: 4 crates connected through P2 connector (with the combiner card) for HV control, crate interconnections, beam permit and beam energy distribution.
More informationSpaceWire Technologies deliver multi-gigabit data rates for on-board Spacecraft. SpaceTech Expo Gregor Cranston Business Development Manager
SpaceWire Technologies deliver multi-gigabit data rates for on-board Spacecraft SpaceTech Expo 2013 Gregor Cranston Business Development Manager 1 Introducing SpaceFibre A very high-speed serial data-link
More informationCES - Creative Electronic Systems S.A. ETT 2015: SWaP and Modularity: Extending VPX Concepts Into a Smaller Scale Using VNX
SWaP and Modularity Page 1 CES - Creative Electronic Systems S.A. ETT 2015: SWaP and Modularity: Extending VPX Concepts Into a Smaller Scale Using VNX January 2014 Version 2 Creative Electronic Systems
More informationOPTIONS FOR NEXT GENERATION DIGITAL ACQUISITION SYSTEMS
OPTIONS FOR NEXT GENERATION DIGITAL ACQUISITION SYSTEMS A. Boccardi, CERN, Geneva, Switzerland Abstract Digital acquisition system designers have an always increasing number of options in terms of bus
More informationYour Company Logo Here. Flying High-Performance FPGAs on Satellites: Two Case Studies
Your Company Logo Here Flying High-Performance FPGAs on Satellites: Two Case Studies Introduction Often when considering flying a FPGA or other high-performance device the first thoughts might be how will
More informationSpaceFibre Flight Software Workshop 2015
SpaceFibre Flight Software Workshop 2015 Steve Parkes, University of Dundee Albert Ferrer Florit, Alberto Gonzalez Villafranca, STAR-Dundee Ltd. David McLaren, Chris McClements, University of Dundee Contents
More informationEnsemble 6000 Series OpenVPX HCD6210 Dual QorIQ T4240 Processing Module
Ensemble 6000 Series OpenVPX HCD6210 Dual QorIQ T4240 Processing Module Next-Generation High Density Processing With I/O in a Single VPX slot OpenVPX The Ensemble 6000 Series OpenVPX HCD6210 High Compute
More informationThe SpaceWire RTC: Remote Terminal Controller
SpaceWire-SnP Working Group ESTEC, Sept 15 th, 2004 The : Remote Terminal Controller Data Systems Division luca.tunesi@esa.int ESTEC, Sept 15 th, 2004 slide: 1 Background: the OPDPS Low/Med. Speed Bus:CAN
More informationVPX Test Platform User Manual
VPX Test Platform User Manual 03010-05202 DISCLAIMER The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies.
More informationVTX660. Key Features. Benefits. 8U VPX Chassis, Six 3U Slots with RTM Support VTX660
v VTX660 Key Features 8U Chassis, Six 3U Slots with RTM Support 8U Open rackmount system platform Dedicated Switch/management slot Up to five 3U payload slots Compatible with 0.8-inch, 0.85-inch and.0-inch
More informationExample of Technology Development Program
Example of Technology Development Program SSTDM 2014 IISC, Bangalore, India April 1, 2014 Dr. Marco Villa CANEUS Small Satellites Director Tyvak VP Space Vehicle Systems Ground rules Power and Volume are
More informationSignal Conversion in a Modular Open Standard Form Factor. CASPER Workshop August 2017 Saeed Karamooz, VadaTech
Signal Conversion in a Modular Open Standard Form Factor CASPER Workshop August 2017 Saeed Karamooz, VadaTech At VadaTech we are technology leaders First-to-market silicon Continuous innovation Open systems
More informationNew! New! New! New! New!
New! New! New! New! New! Model 5950 Features Supports Xilinx Zynq UltraScale+ RFSoC FPGAs 18 GB of DDR4 SDRAM On-board GPS receiver PCI Express (Gen. 1, 2 and 3) interface up to x8 LVDS connections to
More information1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7.
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 1 Introduction Electrical Considerations Data Transfer
More informationImplementing RapidIO. Travis Scheckel and Sandeep Kumar. Communications Infrastructure Group, Texas Instruments
White Paper Implementing RapidIO Travis Scheckel and Sandeep Kumar Communications Infrastructure Group, Texas Instruments In today s telecommunications market, slow and proprietary is not the direction
More informationStoreEngine TM OpenVPX
StoreEngine TM OpenVPX SE300 VPX Data Sheet: 3U VPX Solid State Storage Blade Recorder/File Server/Embedded RAID StoreEngine 3U VPX and 3U CCVPX StoreEngine is a scalable storage manager blade designed
More informationSpaceWire Backplane Application Requirements
SpaceWire Backplane Application Requirements Alan Senior 15 th December 2011 Classification Summary The work presented is part of the ESA funded SpaceWire Backplane activity reference TEC EPD/2010.88 The
More informationA SpaceWire Implementation of Chainless Boundary Scan Architecture for Embedded Testing
A SpaceWire Implementation of hainless Boundary Scan Architecture for mbedded Testing Session: SpaceWire onboard equipment and software embedded Short Paper Mohammed Ali & r. mar mam AS Astrium Ltd -mail:,
More informationGR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES
GR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES Session: SpaceWire Components Short Paper Sandi Habinc, Jiri Gaisler Aeroflex Gaisler, Kungsgatan 12, SE-411 19 Göteborg, Sweden sandi@gaisler.com
More informationOutpacing VME: OpenVPX fast-tracks technologies to the front lines
SPRING 2011 Outpacing VME: OpenVPX fast-tracks technologies to the front lines Advantages in SWaP, thermal management, and connectivity mean that OpenVPX s resultant rapid deployment is outrunning VME.
More informationDigital Control for Space Power Management Devices
Template reference : 100182079N-EN Digital Control for Space Power Management Devices Work conducted under ESA Contract nr.21826/08/nl/lvh DIGITAL POWER CONTROL Management of power devices via digital
More informationMicroTCA / AMC Solutions for Real-Time Data Acquisition
THE MAGAZINE OF RECORD FOR THE EMBEDDED COMPUTING INDUSTRY May 2013 TECHNOLOGY IN SYSTEMS MicroTCA / AMC Solutions for Real-Time Data Acquisition MicroTCA has evolved out of the world of ATCA to become
More information1 COMMAND AND DATA HANDLING (C&DH)
1 COMMAND AND DATA HANDLING (C&DH) 1.1 Requirements and Design Drivers 1.1.1 Functional The command and data handling shall provide the capability to: Transfer information in digital or discrete representation
More informationOCSD-A / AeroCube-7A Status Update
OCSD-A / AeroCube-7A Status Update Darren Rowen Richard Dolphus Patrick Doyle Addison Faler April 20, 2016 2016 The Aerospace Corporation Agenda Concept of Operations Overview Spacecraft Configuration
More informationCalypso-V6 VME / VXS. Extreme Signal Acquisition. and FPGA-based Processing. Without Compromise
The Leader In FPGA-based Sensor I/O Processing Calypso-V6 VME / VXS Extreme Signal Acquisition and FPGA-based Processing Without Compromise Features Two 12-bit ADCs at 3.6 GSPS Also supports 6 channels
More informationTEST REPORT POWER SUPPLY AND THERMAL V2
CERN European Organization for Nuclear Research Beams Department Radio Frequency RF Feedbacks and Beam Control TEST REPORT POWER SUPPLY AND THERMAL V2 By: Petri Leinonen BE-RF-FB Date: 27.06.2012 TABLE
More informationMTCA.4 TUTORIAL BASICS INTRODUCTION IN XTCA
MTCA.4 TUTORIAL BASICS INTRODUCTION IN XTCA TWEPP 2016 SEPTEMBER 26, 2016 KIT, KARLSRUHE Rüdiger Cölln Pentair Technical Solutions GmbH ruediger.coelln@pentair.com AGENDA What is xtca? Specifications Overview
More informationMIL-STD-1553 (T4240/T4160/T4080) 12/8/4 2 PMC/XMC 2.0 WWDT, ETR, RTC, 4 GB DDR3
C11 Rugged 6U VPX Single-Slot SBC Freescale QorIQ Multicore SOC 1/8/4 e6500 Dual Thread Cores (T440/T4160/T4080) Altivec Unit Secure Boot and Trust Architecture.0 4 GB DDR3 with ECC 56 MB NOR Flash Memory
More informationReplacing legacy RICE electronics Mitigating risk Component obsolescence, maintenance burden, Micro VAX II backplane, programmer portability
Jeff Hill LANSCE Replacing legacy RICE electronics Mitigating risk Component obsolescence, maintenance burden, Micro VAX II backplane, programmer portability Obsolesce Old designs multiplexing one type
More informationDISTRIBUTION AMPLIFIER SYSTEMS
99984 DISTRIBUTION AMPLIFIER SYSTEMS 99984 SYSTEM SALIENT FEATURES 128 differential inputs 16 differential input cables with 26-pin HD connectors 896 buffered, SE outputs with ground sense (seven groups
More informationUCI Satellite (UCISAT)
UCI Satellite (UCISAT) Mission: Launch UCISAT-1 into LEO to capture Earth images with CMOS payload Int l Collaborator: Aoyama Gakuin University UC Irvine Team Aoyama Gakuin University Team UCI Satellite
More informationGEN-2 / GEN-1 OpenVPX BACKPLANES
BENEFITS GEN-2 / GEN-1 VPX data/expansion plane support for Gen-2, backplanes compatible with: Serial RapidIO (SRIO) Gen-2 InfiniBand DDR PCI Express (PCIe) Gen-2 VPX data/expansion plane support for Gen-1,
More informationSpaceWire Remote Terminal Controller
Remote Terminal Controller Presented by Jørgen Ilstad On board Payload Data Section, ESTEC Wahida Gasti, ESA ESTEC Co Authors Sandi Habinc, Gaisler Research Peter Sinander, SAAB Space Slide : 1 Overview
More informationMulti-DSP/Micro-Processor Architecture (MDPA)
Multi-DSP/Micro-Processor Architecture (MDPA) Microelectronics Presentation Days 2010 30 March 2010, ESA/ESTEC, Noordwijk T. Helfers; E. Lembke; P. Rastetter; O. Ried Astrium GmbH Content Motivation MDPA
More information16-Lane 16-Port PCIe Gen2 System Interconnect Switch with Non-Transparent Bridging
16-Lane 16-Port PCIe Gen2 with Non-Transparent Bridging 89HPES16NT16G2 Product Brief Device Overview The 89HPES16NT16G2 is a member of the IDT family of PCI Express ing solutions. The PES16NT16G2 is a
More informationC695. 3U VPX PCIe Switch. Aitech. Rugged 3U VPX Single-Slot PCIe Gen2 Switch Two standard configuration options
Rugged 3U VPX Single-Slot PCIe Gen2 Switch Two standard configuration options Eight PCIe x4 Backplane Ports Six PCIe x4 Backplane Ports + XMC Site with PCIe x8 Interface Supports up to 24 PCIe Ports Low
More informationC870 Core i7 3U VPX SBC
C870 Core i7 3U VPX SBC Rugged 3U VPX Single-Slot SBC Core i7 @ 2.53/2.0/1.33 GHz Processor Two Cores/Four Threads (Intel Hyper-Threading Technology) Intel Virtualization Technology for Directed I/O (Intel
More informationCERDEC C4ISR/EW Hardware/Software Convergence
DISTRIBUTION STATEMENT A. Approved for public release, distribution is unlimited. CERDEC C4ISR/EW Hardware/Software Convergence Benjamin Peddicord Chief, Intel Technology and Architecture Branch CERDEC
More informationLEVERAGING SERIAL DIGITAL INTERFACES STANDARDIZATION: THE RASTA REFERENCE ARCHITECTURE FACILITY AT ESA
LEVERAGING SERIAL DIGITAL INTERFACES STANDARDIZATION: THE RASTA REFERENCE ARCHITECTURE FACILITY AT ESA Session: Spacewire onboard equipment and software Short Paper Aitor Viana Sanchez, Gianluca Furano,
More informationSpecifications. Z Microsystems, Inc Summers Ridge Road, San Diego, CA T: F:
Specifications 7X Chassis Size 6.6 H x 17.0 W x 16.4 H Weight 24 lbs (65 lbs with 7 modules, 2 power supplies) PowerPak DC Size 5.85 H x 1.90 W x 11 D Weight 3.4 lbs (each module) 6.8 lbs (redundant pair)
More informationSMT943 APPLICATION NOTE 1 APPLICATION NOTE 1. Application Note - SMT372T and SMT943.doc SMT943 SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD.
APPLICATION NOTE 1 Application Note - SMT372T + SMT943 SMT943 SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD. Date Comments / Changes Author Revision 07/07/10 Original Document completed CHG 1 Date 13/05/2010
More informationAdvanced Computing, Memory and Networking Solutions for Space
Advanced Computing, Memory and Networking Solutions for Space 25 th Microelectronics Workshop November 2012 µp, Networking Solutions and Memories Microprocessor building on current LEON 3FT offerings UT699E:
More informationAdvanced NI-DAQmx Programming Techniques with LabVIEW
Advanced NI-DAQmx Programming Techniques with LabVIEW Agenda Understanding Your Hardware Data Acquisition Systems Data Acquisition Device Subsystems Advanced Programming with NI-DAQmx Understanding Your
More informationBuilding Reliable High-Performance Hardware. Fraunhofer FOKUS. Fraunhofer FOKUS
Fraunhofer Institute for Open Communication Systems Kaiserin-Augusta-Allee 31 10589 Berlin, Germany www.fokus.fraunhofer.de 1 Building Reliable High-Performance Hardware Friedrich Schön System Quality
More informationServer-Grade Performance Computer-on-Modules:
June, 2018 Version 0.x Server-Grade Performance Computer-on-Modules: COM Express Based on Intel Xeon Solution June, 2018 Version 0.x Table of Contents Introduction: Market Overview and Challenges... 1
More informationSolving Today s Interface Challenge With Ultra-Low-Density FPGA Bridging Solutions
Solving Today s Interface Challenges With Ultra-Low- Density FPGA Bridging Solutions August 2013 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com
More informationThe special radiation-hardened processors for new highly informative experiments in space
Journal of Physics: Conference Series PAPER OPEN ACCESS The special radiation-hardened processors for new highly informative experiments in space To cite this article: O V Serdin et al 2017 J. Phys.: Conf.
More informationTAS RTU PRODUCTS. ADCSS 2015 Noordwijk. Thales Alenia Space 23/10/2015. Ref.: DOC-TAS-EN-001
TAS RTU PRODUCTS ADCSS 2015 Noordwijk 83230356-DOC-TAS-EN-001 TAS PRODUCTS & DEVELOPMENT 83230356-DOC-TAS-EN-001 TAS-BELGIUM HIGH POWER AVIONICS Development programme underway under ARTES R&D Modular PLDIU
More informationOn-Board Data Systems
On-Board Data Systems Ph. Armbruster TEC-ED Email: philippe.armbruster@esa.int Slide : 1 Avionics for multi-mission platforms, hard Facts Avionics take an important share of the platform cost Many building
More informationNew! New! New! New! New!
New! New! New! New! New! Model 5950 Features Supports Xilinx Zynq UltraScale+ RFSoC FPGAs 18 GB of DDR4 SDRAM On-board GPS receiver PCI Express (Gen. 1, 2 and 3) interface up to x8 LVDS connections to
More informationC912 Freescale QorIQ T4 3U VPX SBC
Freescale QorIQ T4 3U VPX SBC Rugged 3U VPX Single-Slot SBC Freescale QorIQ Multicore SOC Processor 8/4 e6500 Dual Thread Cores (T4160/T4080) AltiVec Unit Memory Resources 4 GB DDR3 @ 1600 MT/s with ECC,
More informationVTX955. Key Features. Benefits. 1U Open VPX Rackmount Chassis, Two 3U Payload Slots with RTM Support VTX955
v VTX955 Key Features 1U Open Rackmount Chassis, Two 3U Payload Slots with RTM Support 1U Open Rackmount platform Two 3U payload slots Compatible with 0.8-inch, 0.85-inch and 1.0-inch modules Support for
More informationIn-chip and Inter-chip Interconnections and data transportations for Future MPAR Digital Receiving System
In-chip and Inter-chip Interconnections and data transportations for Future MPAR Digital Receiving System A presentation for LMCO-MPAR project 2007 briefing Dr. Yan Zhang School of Electrical and Computer
More informationOnboard Data Handling. Gert Caspersen Terma A/S
Onboard Data Handling Gert Caspersen Terma A/S gec@terma.com Objectives Introduction of onboard data handling concepts and characteristics What Will be Said S Satellite Elements S Characteristics S Purpose
More informationManagement building blocks speed AdvancedTCA product development
TELECOM S P E C I A L F E A T U R E Management building blocks speed AdvancedTCA product development By Mark Overgaard The IPM Sentry Intelligent Platform Management products provide off-the-shelf building
More informationOBC Mass Memories Final Presentation
OBC Mass Memories Final Presentation Patrik Sandin, Chief Engineer, Digital Product Unit, AB Dietmar Walter, Hardware Group, DSI-IT GmbH Glenn Johnson, Onboard Software Group, SCISYS UK Ltd ESA Contract
More informationSmall is the New Big: Data Analytics on the Edge
Small is the New Big: Data Analytics on the Edge An overview of processors and algorithms for deep learning techniques on the edge Dr. Abhay Samant VP Engineering, Hiller Measurements Adjunct Faculty,
More informationPMC429-4/8/16/32 Hardware Manual
PMC429-4/8/16/32 Hardware Manual 4/8/16/32 Channel Conduction Cooled ARINC429 Module for PMC November 2014 V02.00 Rev. C PMC429-4/8/16/32 Hardware Manual 4/8/16/32 Channel Conduction Cooled ARINC429 Module
More informationTitanMIMO-X. 250 MHz OTA Real-Time BW Massive MIMO Testbed PRODUCT SHEET. nutaq.com MONTREAL QUEBEC
TitanMIMO-X 250 MHz OTA Real-Time BW Massive MIMO Testbed PRODUCT SHEET QUEBEC I MONTREAL I N E W YO R K I nutaq.com TitanMIMO-X 5G, Millimeter Wave and Massive MIMO research without the shortage in real-time
More informationESA IPs & SoCs developments
ESA IPs & SoCs developments Picture courtesy of: Lightwave esearch Laboratory Columbia University NY 1 ESA IP cores portfolio Processor Leon2 FT Fault tolerant Sparc V8 architecture Data handling Interfaces
More informationBlue Canyon Technologies XB1 Enabling a New Realm of CubeSat Science. George Stafford BCT Range St, Suite 200 Boulder, CO 80301
Blue Canyon Technologies XB1 Enabling a New Realm of CubeSat Science George Stafford BCT 720.458.0703 1600 Range St, Suite 200 Boulder, CO 80301 About BCT Blue Canyon Technologies is a small business founded
More informationAdvancedTCA Backplane Tester
AdvancedTCA Backplane Tester Alexandra Dana Oltean, Brian Martin POLITEHNICA University Bucharest Romania and CERN 1211Geneva 23 Switzerland Email: alexandra.oltean@cern.ch, brian.martin@cern.ch CERN-OPEN-2005-014
More informationEnsemble 6000 Series OpenVPX Intel 4 th Generation Core i7 module LDS6525-CX
DATASHEET Ensemble 6000 Series OpenVPX Intel 4 th Generation Core i7 module LDS6525-CX 4 th Gen Intel Quad-Core i7 LDS module with CPU on-die GPU and mezzanine sites 4 th Gen Intel Quad-Core i7 processor
More informationSynthetic Aperture Radar Modeling using MATLAB and Simulink
Synthetic Aperture Radar Modeling using MATLAB and Simulink Naivedya Mishra Team Lead Uurmi Systems Pvt. Ltd. Hyderabad Agenda What is Synthetic Aperture Radar? SAR Imaging Process Challenges in Design
More informationSXS-STRING. CompactPCI Serial PCI Express External Cabling. Product Information. Target Side Adapter SATA Controller
Product Information SXS-STRING CompactPCI Serial PCI Express External Cabling Target Side Adapter Controller Document No. 9 December 0 Target Side Adapter Controller General Most computer systems are based
More informationAn Introduction to PICMG 3.7 ATCA Base Extensions PENTAIR
An Introduction to PICMG 3.7 ATCA Base Extensions PICMG SPECIFICATION HIERARCHY PICMG 3.0 ATCA PICMG 3.1 Ethernet PICMG 3.4 PCIe PICMG 3.5 SRIO PICMG 3.7 ATCA Extensions PICMG 3.8 RTM PICMG 3.0 ADVANCEDTCA
More informationSYSTEM UPGRADE, INC Making Good Computers Better. System Upgrade Teaches RAID
System Upgrade Teaches RAID In the growing computer industry we often find it difficult to keep track of the everyday changes in technology. At System Upgrade, Inc it is our goal and mission to provide
More informationSIGNAL, VIDEO & SYSTEMS. Catalog
SIGNAL, VIDEO & SYSTEMS Catalog TechwaY pioneers advanced products for signal & video acquisition TechwaY eases the use of complex 2 FMC Analog acquisition Digital acquisition technologies and reduces
More informationSURVEILLANCE DATA EXCHANGE
EUROPEAN ORGANISATION FOR THE SAFETY OF AIR NAVIGATION EUROCONTROL EUROCONTROL STANDARD DOCUMENT FOR SURVEILLANCE DATA EXCHANGE Part 10: Category 63 SUR.ET1.ST05.2000-STD-10-01 Edition : 1.3 Edition Date
More informationScalable Sensor Data Processor: Testing and Validation
Scalable Sensor Data Processor: Testing and Validation R. Pinto a, L. Berrojo, L. Gomez, F. Piarrette, P. Sanchez, E. Garcia, R. Trautner b, G. Rauwerda c, K. Sunesen, S. Redant d, S. Habinc e, J. Andersson,
More informationNAS System. User s Manual. Revision 1.0
User s Manual Revision 1.0 Before You Begin efore going through with this manual, you should read and focus on the following safety guidelines. Information about the NAS system s packaging and delivery
More informationAMC517 Kintex-7 FPGA Carrier for FMC, AMC
AMC Kintex-7 FPGA Carrier KEY FEATURES AMC FPGA carrier for FMC per VITA-57 Xilinx Kintex-7 410T FPGA in FFG-900 package with optional P2040 Supported by DAQ Series data acquisition software AMC Ports
More informationHCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at:
HCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at: http://cmsdoc.cern.ch/cms/hcal/document/countinghouse/dcc/dcctechref.pdf Table
More informationVPXI epc. Datasheet. AmpliconBenelux.com. Air Cooled 4U 1/2 Rack OpenVPX Windows/Linux Computer with Four Expansion Slots DESCRIPTION
V1.2 04/6/13 Air Cooled 4U 1/2 Rack OpenVPX Windows/Linux Computer with Four Expansion Slots FEATURES VPX for Instrumentation 3U OpenVPX embedded computer system Integrated timing and triggering Advanced
More informationCoaXPress HSMC Board Detailed Design Rev.A
CoaXPress HSMC Board Detailed Design Rev.A Author: Lennard Streat, Computer Engineering, RIT Multi-Disciplinary Senior Design I RIT Ruggedized Camera Encoder (P14571) 1 P a g e rit-d3-camera-module@googlegroups.com
More informationSatellite Technology Trends - A perspective from Intelsat
Satellite Technology Trends - A perspective from Intelsat Gonzalo de Dios ITU International Satellite Symposium 2017 May 29, 2017 2 Building Blocks of Transformation of the Satellite Industry - A Renaissance
More informationPaper SSC03-XI-6. Autonomous Telemetry Collection for Single-Processor Small Satellites
Paper SSC03-XI-6 Autonomous Telemetry Collection for Single-Processor Small Satellites Dave Speer Northrop Grumman Electronic Systems Space Technology & Services 4276 Forbes Blvd. Lanham, MD 20706 On site
More informationGemini-V6 VME / VXS. Extreme Signal Acquisition. and FPGA-based Processing. Without Compromise
The Leader In FPGA-based Sensor I/O Processing Gemini-V6 VME / VXS Extreme Signal Acquisition and FPGA-based Processing Without Compromise Features One 12-bit ADC channels at 3.6 GSPS, or three channels
More informationFifth SpaceWire WG Meeting SpaceWire based On-Board-Computer
Fifth SpaceWire WG Meeting 15. - 17.11.2005 SpaceWire based On-Board-Computer On Board Computer Concept Page 2 OBC Concept -Aims- Based on ERC32 32-bit processor cores Fully redundant Each function provided
More informationGEN-3 OpenVPX BACKPLANES
BENEFITS High performance 10 Gen-3 backplanes compatible with 40 Gb Ethernet (40 GBase-KR4), InfiniBand QDR (10 ), Infiniband FDR- 10 (10.3 ), and PCI Express (PCIe) Gen-3 (8 ) on OpenVPX data plane and
More informationXilinx Virtex-5QV Update and Space Roadmap Kangsen Huey Space Marketing Aerospace & Defense 17th, March, 2016
Xilinx Virtex-5QV Update and Space Roadmap Kangsen Huey Space Marketing Aerospace & Defense 17th, March, 2016 Status of V5QV Many programs have built hardware and integrated into Spacecrafts awaiting for
More informationUCT Software-Defined Radio Research Group
UCT Software-Defined Radio Research Group UCT SDRRG Team UCT Faculty: Alan Langman Mike Inggs Simon Winberg PhD Students: Brandon Hamilton MSc Students: Bruce Raw Gordon Inggs Simon Scott Joseph Wamicha
More informationHARDWARE OF SUPERVISORY CONTROL & DATA ACQUISITION SYSTEM
Chapter 3 HARDWARE OF SUPERVISORY CONTROL & DATA ACQUISITION SYSTEM Dr. H.K. VERMA Distinguished Professor Department of Electrical and Electronics Engineering School of Engineering and Technology SHARDA
More informationACQ400-MTCA-RTM-2 Functional Specification. High Performance Simultaneous Data Acquisition
ACQ400-MTCA-RTM-2 Functional Specification High Performance Simultaneous Data Acquisition Rev 6 Page 1 of 24 Date: 14 January 2016 Document Revisions Rev Date Notes Author 1 11 Mar, 2015 Initial Release
More informationRad-Hard Microcontroller For Space Applications
The most important thing we build is trust ADVANCED ELECTRONIC SOLUTIONS AVIATION SERVICES COMMUNICATIONS AND CONNECTIVITY MISSION SYSTEMS Rad-Hard Microcontroller For Space Applications Fredrik Johansson
More informationUsing MLC Flash to Reduce System Cost in Industrial Applications
Using MLC Flash to Reduce System Cost in Industrial Applications Chris Budd SMART High Reliability Solutions Santa Clara, CA 1 Introduction Component selection: cost versus quality Use same component to
More informationGen-3 OpenVPX Backplanes
Data Sheet Gen-3 OpenVPX Backplanes This product family is part of the industry-leading Atrenne Computing Solutions product line of high performance chassis and backplanes. Features VITA 65 OpenVPX-compliant
More informationAir Cooled 4U 1/2 Rack OpenVPX Windows/Linux Computer with Four Expansion Slots DESCRIPTION
V1.2 04/6/13 Air Cooled 4U 1/2 Rack OpenVPX Windows/Linux Computer with Four Expansion Slots FEATURES VPX for Instrumentation 3U OpenVPX embedded computer system Integrated timing and triggering Advanced
More informationFPGA Provides Speedy Data Compression for Hyperspectral Imagery
FPGA Provides Speedy Data Compression for Hyperspectral Imagery Engineers implement the Fast Lossless compression algorithm on a Virtex-5 FPGA; this implementation provides the ability to keep up with
More informationMUX Optical Conversion. DEMUX Electrical Conversion
We provide turnkey solutions to military users to transmit multiple signals over single fiber optic cable. These include systems like radars, Sonars, EW systems, Tactical networks, databus etc. Fiber Optic
More informationCSP: HIGH PERFORMANCE RELIABLE COMPUTING FOR SMALLSATS
CSP: HIGH PERFORMANCE RELIABLE COMPUTING FOR SMALLSATS Katherine Conway, Bert Vermeire, Jordan Healea, David Strobel Space Micro Inc. CubeSat Developers Workshop 2017 Cal Poly San Luis Obispo April 26-28,
More informationAMC516 Virtex-7 FPGA Carrier for FMC, AMC
KEY FEATURES Virtex-7 FPGA Carrier AMC FPGA carrier for FMC per VITA-57 Xilinx Virtex-7 690T FPGA in FFG-1761 package with optional P2040 Supported by DAQ Series data acquisition software AMC Ports 12-15
More informationOn-Board Control Procedures: Autonomous and Updateable Spacecraft Operator Onboard and Beyond
On-Board Control Procedures: Autonomous and Updateable Spacecraft Operator Onboard and Beyond Marek Prochazka / Kjeld Hjortnaes European Space Agency, ESTEC, Software Systems Division. FSW-10, Pasadena
More informationfor Special Applications
Lower Cost MicroTCA for Special Applications MICROTCA IS AN EXTREMELY VERSATILE TECHNOLOGY WITH MANY APPLICATIONS DRIVING MANY DIFFERENT REQUIREMENTS. SYSTEM DESIGNERS CAN REDUCE COSTS BY CONSIDERING WHAT
More informationProcessor Building Blocks for Space Applications
Processor Building Blocks for Space Applications John Holland, Northrop Grumman Corporation, Linthicum, U.S.A., John.Holland@ngc.com Jeremy W. Horner, Northrop Grumman Corporation, Linthicum, U.S.A., Jeremy.Horner@ngc.com
More informationAgilent E2943A/E2944A ATCA Probes for Advanced Switching Interconnect
Agilent E2943A/E2944A ATCA Probes for Advanced Switching Interconnect Hardware Setup Guide Agilent Technologies Notices Agilent Technologies, Inc. 2005 No part of this manual may be reproduced in any form
More informationADC-PCIE-XMC User Manual
ADC-PCIE-XMC User Manual Document Revision: 2.4 16th March 2018 2018 Copyright Alpha Data Parallel Systems Ltd. All rights reserved. This publication is protected by Copyright Law, with all rights reserved.
More informationPromentum MPCBL0050 PRODUCT BENEFITS. Dual-Core Intel Xeon Processor LV Dual Core Xeon processor module FEATURE SUMMARY. [Print This Datasheet]
[Print This Datasheet] Promentum MPCBL0050 Dual Core Xeon processor module FEATURE SUMMARY High performance AdvancedTCA blade based on the Dual-Core Intel Xeon LV5138 processor that provides 4 processor
More information