Status of Trigger Server electronics
|
|
- Arlene Norris
- 5 years ago
- Views:
Transcription
1 Status of Trigger Server electronics Trigger boards TB Server board SB Topics: Trigger Server Status TSS screening TSM and SB pre-production tests LVDS Jitter tolerance measures
2 Trigger Server Status update LVDS to Sector Collector backplane bus Link board Server Board Chamber Minicrate TSS (1200 ASIC, Alcatel 0.5 µm): - full production already delivered - currently: screening of 1200 working devices ready to start Server Board : -pre-production delivered in March. 03 (5 SB) -2 SB succesfully tested! -Pre-series production will start soon (beginning of May) -> to provide 35 SB for 03 minicrate production - tender for full production going on Control serial line TSM (250 TSMS TSMD pasic, Actel, 0.35 µm): device (to be fused) in hands - Final Prototype succesfully tested! - 1 month to fuse all chips (ext firm already contacted): wait for pre-production tests of the Server Board (End Apr.)
3 TSS Screening HW system Screening will be performed in Bologna with the test jig setup for prototypes Piggy board mounted on a Pattern unit emulating Traco input and receiving output TSS Asic Alcatel 0.5 µm CMOS Product by Europractice
4 TSS Screening SW system SW developed in Visual C++, fully automatic 4 x 10 bit I/O TRACO pads previews *) interfaces Power supply and clock generator through GPIB protocol *) interfaces mysql database for bookeeping Parallel Interface R E G R E G Carry JTAG controller Input mask Quality Filter Priority Encoder Configuration Registers 4 x 9 bit Ghost2 Buster Ghost1 Buster SNAP regs 9 bit TEST regs 2 word comp x 10 Θ filter FBT SBT R E G R E G Reset control I/O pads I/O pads 8 5 bit TRACO select 11 bit TSM preview Full test: Bonding check Running test (different conf, Clock frequency and Voltage supply) Monitor and control logic check (Jtag and Parallel access) Spying and Test features (snap and test reg.s) Power consumption continuously monitored Program mode JTAG serial line FBT = First Best Track SBT = Second Best Track
5 TSS Screening System performance Performances of the test system: Bonding check ( < 1 s) Test sorting in different setups with 10 6 patterns (~16 60 Kevt/s) Test monitoring and control logic ( ~ 5 s) 2 min/chip Delivery consists of 2700 chips Process yield 70% Package yield 90% (conservative estimate) To have 1200 TSS working We need to test ~ 2000 chip Bookeeping into the database 4 weeks! With a working time of 4 hour/day
6 Server Board Pre-production Front side 20.6 cm PCB 16 layers! 9.5 cm TSM side TSMS TSMDs National serializer 10-to-1 DS92LV1021 Reminder: TSM is implemented with 3 pasic Actel A54SX µm CMOS NB: Backside contains most of the control logic electronics for the minicrate
7 Server Board Test System Crate VME Pattern Units Vme board with CPU Pentium II MHz Rs232 PC serial port MHz Server Board Trigger Link Rx MHz LVDS link Adapter Board data 480 MHz 2 copper cables FTP class 6 40 m
8 Server Board Test Setup Server Board Trigger Link Rx Adapter Board
9 Server Board Software for tests Developed under WinNT with Visual C++ SW controls all test options: Generates, transmits and receives pattern Checks output with emulation Finds better setup conditions Provides monitoring and configuring Clock phase (input) Good working condition! Clock phase (output) SW to use for full SB production test.
10 TSM design a reminder TSM system is the bottleneck of the trigger electronics on chamber. It is segmented on 3 pasics with partially redundant functionalities: Two main working modes: Normal mode (all pasics work properly) Backup mode (one or two pasics in failure)
11 TSM algorithm another reminder.. Remember: TRACO sends 2 tracks belonging to the same trigger events in 2 consecutive BXs TS task : to sort two best tracks in two consecutive BXs Normal mode: implemented by sorting 1 track out of 6 for BX Backup mode: each half chamber sorts 2 tracks independently in two BXs, by means of a quick sorting (quality bits are involved) Main features (enabled in default, can be switched off): Recovery of good track eventually found at the previous BX (called carry ) Ghost rejection Recovery of good tracks in overlapped events (i.e.pile-up between tracks from events in consecutive BXs)
12 TSM and SB Test Status Server Board Tests Summary (2 boards fully tested): Board layout was checked and approved for production. Signals transmission from Pattern Units has been successfully checked! (N.B: it has the same characteristics of transmission from Trigger Boards) TSM monitoring and configuring works fine! TSM output tests with LVDS transmission through 40 m cables has been performed. TSM Algorithm Tests Summary: First test: About 1000 surgical input patterns have been initially used. These surgical patterns, developed during the chip design and simulation, thoroughly check all functionalities, in different configurations also. Second test: About 10 9 random input patterns have been submitted with different configurations in long tests periods (3-4 days) to find bugs and check stability and performances Results: -TSM and SB work as expected up to 44 MHz of clock frequency and transmitting output through cables long up to 40 m.
13 LVDS Trigger Link Sector Collector Board Opto-Link DTTF ( in USC55 ) Balcony Sector Collector VME Crate TSM MB 4 TSM MB 3 Ethernet cables ( up to ~40m ) CLASS 6 FTP Z 0 = 100 Ω TSM TSM MB 1 MB 2
14 Jitter Measurements Jitter Tolerance measured in Bologna Stand-alone LVDS transmission system equipped as the final trigger link system Clock Jitter generator Maximum Jitter tolerated from National Serializer LVDS in worst conditions with Cable of 40 m lengths => RMS = 80 ps Jitter Tolerance measured in Legnaro TTCex driven by TTCvi TTCoc inserted (Optical input power = -20dBm) TTCrx in MC sends clock on LVDS ser. No Broadcast command Measured : RMS = 26 ps
Trigger Server: TSS, TSM, Server Board
Trigger Server: TSS, TSM, Server Board Selection of two best muon candidates in one chamber and ghost suppression Parallel architecture Two stage processing to Sector Collector (LVDS link) Inside Minicrate
More informationDT TPG STATUS. Trigger meeting, September INFN Bologna; INFN Padova; CIEMAT Madrid. Outline: most updates on Sector Collector system
DT TPG STATUS Trigger meeting, September 19 2006 INFN Bologna; INFN Padova; CIEMAT Madrid Outline: most updates on Sector Collector system MTCC phase 1 lessons resume Open issues (Good) news from tests
More informationRESPONSIBILITIES CIEMAT, MADRID HEPHY, VIENNA INFN, PADOVA INFN, BOLOGNA INFN, TORINO U. AUTONOMA, MADRID & LV, HV PS SYSTEMS.
2 RESPONSIBILITIES CIEMAT, MADRID HEPHY, VIENNA INFN, PADOVA INFN, BOLOGNA INFN, TORINO U. AUTONOMA, MADRID & LV, HV PS SYSTEMS 4 5 2 Crates w/bp 2 TIM 3 ROS-25 3 TRG SC 2 RO PP 6 SC crate: 3 units 2
More informationRPC Trigger Overview
RPC Trigger Overview presented by Maciek Kudla, Warsaw University RPC Trigger ESR Warsaw, July 8th, 2003 RPC Trigger Task The task of RPC Muon Trigger electronics is to deliver 4 highest momentum muons
More informationTrack-Finder Test Results and VME Backplane R&D. D.Acosta University of Florida
Track-Finder Test Results and VME Backplane R&D D.Acosta University of Florida 1 Technical Design Report Trigger TDR is completed! A large amount effort went not only into the 630 pages, but into CSC Track-Finder
More informationDTTF muon sorting: Wedge Sorter and Barrel Sorter
DTTF muon sorting: Wedge Sorter and Barrel Sorter 1 BS, it sorts the 4 best tracks out of max 24 tracks coming from the 12 WS of barrel Vienna Bologna PHTF 72 x Vienna Bologna Padova 12 WS, each one sorts
More informationTrigger Layout and Responsibilities
CMS EMU TRIGGER ELECTRONICS B. Paul Padley Rice University February 1999 Trigger Layout and Responsibilities Basic Requirements z Latency: < 3.2 us z Fully pipelined synchronous architecture, dead time
More informationIgnacy Kudla, Radomir Kupczak, Krzysztof Pozniak, Antonio Ranieri
*** Draft *** 15/04/97 *** MK/RK/KTP/AR *** ***use color print!!!*** RPC Muon Trigger Detector Control Ignacy Kudla, Radomir Kupczak, Krzysztof Pozniak, Antonio Ranieri $Ã&06 Ã*(1(5$/ RPC Muon Trigger
More informationDTTF muon sorting: Wedge Sorter and Barrel Sorter
DTTF muon sorting: Wedge Sorter and Barrel Sorter 1 BS, it sorts the 4 best tracks out of max 24 tracks coming from the 12 WS of barrel Vienna Bologna PHTF 72 x Vienna Bologna Padova 12 WS, each one sorts
More informationBES-III off-detector readout electronics for the GEM detector: an update
BES-III off-detector readout electronics for the GEM detector: an update The CGEM off-detector collaboration ( INFN/Univ. FE, INFN LNF, Univ. Uppsala ) 1 Outline Reminder Update on development status Off-detector
More informationWBS Trigger. Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Status Review November 20, 2003
WBS 3.1 - Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Status Review November 20, 2003 This talk is available on: http://hep.wisc.edu/wsmith/cms/trig_lehman_nov03.pdf US CMS
More informationnext in Oct (28 th in Madrid) sep 20,2005 DT MTCC working group report
DT in Magnet-Test&Cosmics-Challenge (MTCC) (Aachen, Bologna, Madrid, Padova, Torino, Vienna) Report prepared by Marco Dallavalle, presented by Carlos Willmott four DT workshops: focus and monitor the work
More informationStatus and planning of the CMX. Wojtek Fedorko for the MSU group TDAQ Week, CERN April 23-27, 2012
Status and planning of the Wojtek Fedorko for the MSU group TDAQ Week, CERN April 23-27, 2012 : CMM upgrade Will replace CMM: Backplane rate 40 160Mbs Crate to system rate (LVDS) 40 160Mbs Cluster information
More informationSPECS : A SERIAL PROTOCOL FOR EXPERIMENT CONTROL SYSTEM IN LHCB.
10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, WE1.5-4O (2005) : A SERIAL PROTOCOL FOR EXPERIMENT CONTROL SYSTEM IN LHCB. D.Breton, 1 D.Charlet,
More informationMuon Trigger Electronics in the Counting Room
Muon Trigger Electronics in the Counting Room Darin Acosta University of Florida April 2000 US CMS DOE/NSF Review: April 11-13, 2000 1 Outline Overview of the CSC trigger system Sector Receiver (WBS: 3.1.1.2)
More informationSRS scalable readout system Status and Outlook.
SRS scalable readout system Status and Outlook Hans.Muller@cern.ch SRS corner stones Complete RO system from detector to Online software Conceived independent of detector type scalable, very small to very
More informationCSC Trigger Motherboard
CSC Trigger Motherboard Functions of TMB Tests: Performance at summer 2003 test beam Radiation, magnetic fields, etc. Plans for TMB production and testing 1 Cathode LCT CSC Trigger Requirements Identify
More informationTrigger Report. W. H. Smith U. Wisconsin. Calorimeter & Muon Trigger: Highlights Milestones Concerns Near-term Activities CMS
Trigger Report W. H. Smith U. Wisconsin Calorimeter & Muon Trigger: Highlights Milestones Concerns Near-term Activities Calorimeter Trigger Highlights, Milestones, Activities: Receiver Card Prototype delivered
More informationCMX (Common Merger extension module) Y. Ermoline for CMX collaboration Preliminary Design Review, Stockholm, 29 June 2011
(Common Merger extension module) Y. Ermoline for collaboration Preliminary Design Review, Stockholm, 29 June 2011 Outline Current L1 Calorimeter trigger system Possible improvement to maintain trigger
More informationLevel-1 Data Driver Card of the ATLAS New Small Wheel Upgrade Compatible with the Phase II 1 MHz Readout
Level-1 Data Driver Card of the ATLAS New Small Wheel Upgrade Compatible with the Phase II 1 MHz Readout Panagiotis Gkountoumis National Technical University of Athens Brookhaven National Laboratory On
More informationField Program mable Gate Arrays
Field Program mable Gate Arrays M andakini Patil E H E P g r o u p D H E P T I F R SERC school NISER, Bhubaneshwar Nov 7-27 2017 Outline Digital electronics Short history of programmable logic devices
More informationHCAL Trigger Readout
HCAL Trigger Readout HTR Status and Clocking Issues D. Baden, T. Grassi http://www.physics.umd.edu/hep/esr_dec_2002.pdf 1 FE/DAQ Electronics S-Link: 64 bits @ 25 MHz Trigger Primitives READ-OUT Crate CAL
More informationTesting Discussion Initiator
27 th February 2003 Testing Discussion Initiator C.N.P.Gee Rutherford Appleton Laboratory C. N. P. Gee February 2003 2 C. N. P. Gee February 2003 3 JEP Tests (1) Step Test Items required Provided by 0
More informationFEC. Front End Control unit for Embedded Slow Control D R A F T. C. Ljuslin C. Paillard
FEC Front End Control unit for Embedded Slow Control C. Ljuslin C. Paillard D R A F T A. M. FECSpecs.doc DRAFT - 0.84 1 7/22/2003 1. DOCUMENT HISTORY 000322 TIMEOUT in status reg 1added 000330 TTCRX_READY
More informationAPV-25 based readout electronics for the SBS front GEM Tracker
APV-25 based readout electronics for the SBS front GEM Tracker Authors: Evaristo Cisbani, Paolo Musico Date: 26/June/2014 Version: 1.0 APV-25 based readout electronics for the SBS front GEM Tracker...
More informationDescription of Circuit. Fine Time Measurement : LVDS Receiver/Dribver. Production Readiness Review ATLAS Muon TDC (AMT)
ATLAS Production Readiness Review ATLAS Muon TDC (AMT) 2 June 22@CERN Yasuo Arai (KEK) yasuo.arai@kek.jp http://atlas.kek.jp/tdc/prr/ Description of Circuit Fine Time Measurement : LVDS Receiver/Dribver
More informationPrototype Opto Chip Results
Prototype Opto Chip Results K.K. Gan, H.P. Kagan, R.D. Kass, J. Moore, S. Smith The Ohio State University Nov 5, 2008 K.K. Gan ATLAS Tracker Upgrade Workshop 1 Outline Introduction VCSEL driver chip PIN
More informationRadiation-Hard/High-Speed Parallel Optical Links
Radiation-Hard/High-Speed Parallel Optical Links K.K. Gan, H. Kagan, R. Kass, J. Moore, D.S. Smith The Ohio State University P. Buchholz, M. Ziolkowski Universität Siegen July 3, 2013 K.K. Gan RD13 1 Outline
More informationElectronics on the detector Mechanical constraints: Fixing the module on the PM base.
PID meeting Mechanical implementation ti Electronics architecture SNATS upgrade proposal Christophe Beigbeder PID meeting 1 Electronics is split in two parts : - one directly mounted on the PM base receiving
More informationProgrammable CMOS LVDS Transmitter/Receiver
SPECIFICATION 1. FEATURES Technology TSMC 0.13um CMOS 3.3 V analog power supply 1.2 V digital power supply 1.2V CMOS input and output logic signals 8-step (3-bit) adjustable transmitter output current
More informationProject Specification. Project Name: ATLAS Level-1 Calorimeter Trigger TTC Decoder Card (TTCDec) Version: November 2005
Project Specification Project Name: ATLAS Level-1 Calorimeter Trigger TTC Decoder Card (TTCDec) W. Qian Version: 1.1 21 November 2005 Distribution for all updates: Project Manager: Customer: Group Leader
More informationVertex Detector Electronics: ODE to ECS Interface
Vertex Detector Electronics: ODE to ECS Interface LHCb Technical Note Issue: 1 Revision: 0 Reference: LHCb 2000-012 VELO Created: 1 February 2000 Last modified: 20 March 2000 Prepared By: Yuri Ermoline
More informationUltra-short reference for the MTCC-shifter arriving in USC55
Ultra-short reference for the MTCC-shifter arriving in USC55 (12 th July 2007) MTCC machines vs USC55 machines cmsdaquser0 cmsusr0 login as dtdqm passwd dtfed0 cms-dt-dcs-yb0.cern.ch login as dcs passwd
More informationEMU FED. --- Crate and Electronics. ESR, CERN, November B. Bylsma, S. Durkin, Jason Gilmore, Jianhui Gu, T.Y. Ling. The Ohio State University
EMU FED --- Crate and Electronics B. Bylsma, S. Durkin, Jason Gilmore, Jianhui Gu, T.Y. Ling The Ohio State University ESR, CERN, November 2004 EMU FED Design EMU FED: Outline FED Crate & Custom Backplane
More informationWBS Trigger. Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review June 5, 2002
WBS 3.1 - Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review June 5, 2002 This talk is available on: http://hep.wisc.edu/wsmith/cms/trig_lehman_plen02.pdf W. Smith, U. Wisconsin,
More informationPrototyping NGC. First Light. PICNIC Array Image of ESO Messenger Front Page
Prototyping NGC First Light PICNIC Array Image of ESO Messenger Front Page Introduction and Key Points Constructed is a modular system with : A Back-End as 64 Bit PCI Master/Slave Interface A basic Front-end
More informationDesign of Pulsar Board. Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002
Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002 1 Level 2 Pulsar Hardware Requirements Hotlink IO Taxi IO SVT/XTRP Level 1 TS IO S-LINK IO PULSAR
More informationThe ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments September 2004, BOSTON, USA
Carmen González Gutierrez (CERN PH/ED) The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments 13 17 September 2004, BOSTON, USA Outline: 9 System overview 9 Readout
More informationCMS Tracker PLL Reference Manual
CMS Tracker PLL Reference Manual P. Placidi, A. Marchioro and P. Moreira CERN - EP/MIC, Geneva Switzerland July 2 Version 2. Clock and Trigger Distribution 3 ASIC architecture...4 I2C Interface 6 Tracker
More information2008 JINST 3 S Online System. Chapter System decomposition and architecture. 8.2 Data Acquisition System
Chapter 8 Online System The task of the Online system is to ensure the transfer of data from the front-end electronics to permanent storage under known and controlled conditions. This includes not only
More informationUSCMS HCAL FERU: Front End Readout Unit. Drew Baden University of Maryland February 2000
USCMS HCAL FERU: Front End Readout Unit Drew Baden University of Maryland February 2000 HCAL Front-End Readout Unit Joint effort between: University of Maryland Drew Baden (Level 3 Manager) Boston University
More informationGR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES
GR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES Session: SpaceWire Components Short Paper Sandi Habinc, Jiri Gaisler Aeroflex Gaisler, Kungsgatan 12, SE-411 19 Göteborg, Sweden sandi@gaisler.com
More informationCMX Hardware Overview
Hardware Overview Chip Brock, Dan Edmunds, Philippe Laurens@MSU Yuri Ermoline @CERN Wojciech Fedorko @UBC Michigan State University 12-May-2014 Common Merger extended module () 12-May-2014 2 Overall project
More informationStatus of the CSC Trigger. Darin Acosta University of Florida
Status of the CSC Trigger Darin Acosta University of Florida Outline Status of the CSC Track-Finder Status of the CSC Local Trigger PHOS4 Experience TTC Jitter Measurements CPT Week, April 2002 2 Darin
More informationThe System of Readout Boards for ALICE TRD
PRESENTATION The System of Readout Boards for ALICE TRD Dr. Ivan Rusanov Physics Institute, Uni - Heidelberg ALICE TRD: Charge Sensitive Preamplifier (PASA Measurements - Dr. Ivan Rusanov; PI, Uni-Heidelberg)
More informationActivity on GEM by the Rome group since last meeting
OLYMPUS Collaboration DESY 24/Feb/21 Activity on GEM by the Rome group since last meeting Salvatore Frullani / INFN-Rome Sanità Group 1 Outline DESY test beam 9-2 December SBS Technical Review JLab 22
More informationAuxiliary Board MP-Bus HZS 562
MP BUS AUXILIARY BOARD HZS 562 Auxiliary Board MP-Bus HZS 562 The MP bus interface electronics connect a CAN bus system with an MP bus system. The electronics are used as an MP bus master to control MP
More informationMulti Channel Electronics Test Plan
Multi Channel Electronics Test Plan First Draft: William Hue, Neil Gruending, Strom Beadle, 15 May 2003 Revised, MH, 23 May 2003 Revised, MH, 25 Sept. 2003 1. Introduction...1 1.1. Testing Concepts...1
More informationHardened Web-Smart High Power PoE Ethernet Switch
Quick Start Guide This quick start guide describes how to install and use the Hardened Web-Smart High Power PoE (Power over Ethernet) Ethernet Switch. This is the switch of choice for harsh environments
More informationSerial Adapter for I 2 C / APFEL and 8 channel DAC ASIC
Serial Adapter for I 2 C / APFEL and 8 channel DAC ASIC GSI Helmholtzzentrum für Schwerionenforschung GmbH Experiment Electronics Department December 5, 2016 Outline 1 Motivation 2 3 Motivation Currently
More informationStudy of 1.5m data paths along CALICE slabs
Study of 1.5m data paths along CALICE slabs the problem & its scale technology and architecture choices test-slab design options current status outlook and plans 1 The problem & its scale Single side of
More information50GeV KEK IPNS. J-PARC Target R&D sub gr. KEK Electronics/Online gr. Contents. Read-out module Front-end
50GeV Contents Read-out module Front-end KEK IPNS J-PARC Target R&D sub gr. KEK Electronics/Online gr. / Current digitizer VME scalar Advanet ADVME2706 (64ch scanning )? Analog multiplexer Yokogawa WE7271(4ch
More informationHCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at:
HCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at: http://cmsdoc.cern.ch/cms/hcal/document/countinghouse/dcc/dcctechref.pdf Table
More informationModule 1. Introduction. Version 2 EE IIT, Kharagpur 1
Module 1 Introduction Version 2 EE IIT, Kharagpur 1 Lesson 3 Embedded Systems Components Part I Version 2 EE IIT, Kharagpur 2 Structural Layout with Example Instructional Objectives After going through
More informationTestbench Template. The Big Picture
Testbench Template Testbench template generated by Cadence The Big Picture 1010010100100 1001000010100 1110101001110 1010100010011 0100100010001 Input Vector Table DUT (Device Under Test) Compare Actual
More informationSubject: Jumper, DIP and optional resistor settings for ROACH rev Location of jumpers, switches and resistors on hardware
Technical Memo Number: NRF-KAT7-5.0-MEM-008 To : DBE Team From : Jason Manley, Francois Kapp, David George Date : 20 May 2009 Subject: Jumper, DIP and optional resistor settings for ROACH rev 1.02 Location
More informationToken Bit Manager for the CMS Pixel Readout
Token Bit Manager for the CMS Pixel Readout Edward Bartz Rutgers University Pixel 2002 International Workshop September 9, 2002 slide 1 TBM Overview Orchestrate the Readout of Several Pixel Chips on a
More informationTEST, QUALIFICATION AND ELECTRONICS INTEGRATION OF THE ALICE SILICON PIXEL DETECTOR MODULES
TEST, QUALIFICATION AND ELECTRONICS INTEGRATION OF THE ALICE SILICON PIXEL DETECTOR MODULES I.A.CALI 1,2, G.ANELLI 2, F.ANTINORI 3, A.BADALA 4, A.BOCCARDI 2, G.E.BRUNO 1, M.BURNS 2, M.CAMPBELL 2, M.CASELLE
More informationResults of a Sliced System Test for the ATLAS End-cap Muon Level-1 Trigger
Results of a Sliced System Test for the ATLAS End-cap Muon Level-1 Trigger H.Kano*, K.Hasuko, Y.Matsumoto, Y.Nakamura, *Corresponding Author: kano@icepp.s.u-tokyo.ac.jp ICEPP, University of Tokyo, 7-3-1
More informationTTC/TTS Tester (TTT) Module User Manual
TTC/TTS Tester (TTT) Module User Manual Eric Hazen hazen@bu.edu, Christopher Woodall cwoodall@bu.edu, Charlie Hill chill90@bu.edu May 24, 2013 1 Contents 1 Overview 3 2 Quick Start Guide 4 3 Hardware Description
More informationEyeCheck Smart Cameras
EyeCheck Smart Cameras 2 3 EyeCheck 9xx & 1xxx series Technical data Memory: DDR RAM 128 MB FLASH 128 MB Interfaces: Ethernet (LAN) RS422, RS232 (not EC900, EC910, EC1000, EC1010) EtherNet / IP PROFINET
More informationSystem-on-a-Programmable-Chip (SOPC) Development Board
System-on-a-Programmable-Chip (SOPC) Development Board Solution Brief 47 March 2000, ver. 1 Target Applications: Embedded microprocessor-based solutions Family: APEX TM 20K Ordering Code: SOPC-BOARD/A4E
More informationFairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic
LVDS Fundamentals Introduction With the recent developments in the communications market, the demand for throughput is becoming increasingly more crucial. Although older differential technologies provide
More informationUser Manual. RS485 Option Board for SV-iS5/iH Series. LG Industrial Systems
User Manual RS485 Option Board for SV-iS5/iH Series Read this manual carefully before using the RS485 OPTION BOARD and follow the instructions exactly. After reading this manual, keep it at handy for future
More informationHeavy Photon Search Data Acquisition
Heavy Photon Search Data Acquisition Presented by Ryan Herbst PPA Engineering 5/25/2011 1 Overview Data Output & Control 1GigE Read Out Board Ethernet Switch Processor Blade Trigger Board ATCA Crate RTM
More informationThe MROD. The MDT Precision Chambers ROD. Adriaan König University of Nijmegen. 5 October nd ATLAS ROD Workshop 1
The MROD The MDT Precision Chambers ROD Adriaan König University of Nijmegen 5 October 2000 2nd ATLAS ROD Workshop 1 Contents System Overview MROD-0 Prototype MROD-1 Prototype Performance Study FE Parameter
More informationI/O Choices for the ATLAS. Insertable B Layer (IBL) Abstract. Contact Person: A. Grillo
I/O Choices for the ATLAS Insertable B Layer (IBL) ATLAS Upgrade Document No: Institute Document No. Created: 14/12/2008 Page: 1 of 2 Modified: 8/01/2009 Rev. No.: 1.00 Abstract The ATLAS Pixel System
More informationDominique Gigi CMS/DAQ. Siena 4th October 2006
. CMS/DAQ overview. Environment. FRL-Slink (Front-End Readout Link) - Boards - Features - Protocol with NIC & results - Production.FMM (Fast Monitoring Module) -Requirements -Implementation -Features -Production.Conclusions
More informationThe special radiation-hardened processors for new highly informative experiments in space
Journal of Physics: Conference Series PAPER OPEN ACCESS The special radiation-hardened processors for new highly informative experiments in space To cite this article: O V Serdin et al 2017 J. Phys.: Conf.
More informationMuon Port Card Upgrade Status May 2013
CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013 MPC Upgrade Requirements Be able to deliver all 18 trigger primitives from the EMU peripheral crate to the upgraded Sector Processor Preserve
More informationDVD Authoring System DVA-1100 System
DVD Authoring System DVA-1100 System Are you experiencing the following problems with DVD authoring? Do your MPEG specialists spend so much time optimizing picture quality that they can't handle your customer
More informationSpaceWire IP Cores for High Data Rate and Fault Tolerant Networking
SpaceWire IP Cores for High Data Rate and Fault Tolerant Networking E. Petri 1,2, T. Bacchillone 1,2, N. E. L Insalata 1,2, T. Cecchini 1, I. Del Corona 1,S. Saponara 1, L. Fanucci 1 (1) Dept. of Information
More informationThe White Rabbit Project
WR Project Status 1/ 1 The White Rabbit Project Technical introduction and status report T. W lostowski BE-CO Hardware and Timing section CERN November 11, 2010 WR Project Status 2/ 1 Introduction Outline
More informationProject Specification Project Name: Atlas SCT HV Power Supply (ASH) Version: V2.04. Project History
Page 1 of 9 Project Specification Project Name: Atlas SCT HV Power Supply (ASH) Version: V2.04 Project History Version Description Group Date Primary requirements for n-on-n detectors. Voltage range 50-300V.
More informationEX-9686U/A-L(A9) Hardware User Manual
EX-9686U/A-L(A9) Hardware User Manual Release Notes Version Release Date Notes 1.00 November, 2013 Initial Release 2.00 January, 2014 The 2 nd release Disclaimer This documentation is provided for use
More informationApplication Note. Introduction. AN2255/D Rev. 0, 2/2002. MSCAN Low-Power Applications
Application Note Rev. 0, 2/2002 MSCAN Low-Power Applications by S. Robb 8/16-bit MCU Division Freescale, East Kilbride Introduction The Freescale Scalable Controller Area Network (MSCAN) is the specific
More informationTechnical Information Manual
Technical Information Manual Revision n. 3 28 August 2002 MOD. V550 / V550 B MOD. V550 A / V550 AB 2 CHANNEL C-RAMS CAEN will repair or replace any product within the guarantee period if the Guarantor
More informationTPC FRONT END ELECTRONICS Progress Report
TPC FRONT END ELECTRONICS Progress Report CERN 1 July 2002 FEE TEAM: Bergen CERN Darmstadt TU Frankfurt Heidelberg Lund Oslo Luciano Musa - CERN 1 TPC FEE - ARCHITECTURE (1/2) BASIC READOUT CHAIN drift
More informationData Acquisition in Particle Physics Experiments. Ing. Giuseppe De Robertis INFN Sez. Di Bari
Data Acquisition in Particle Physics Experiments Ing. Giuseppe De Robertis INFN Sez. Di Bari Outline DAQ systems Theory of operation Case of a large experiment (CMS) Example of readout GEM detectors for
More informationS5-115U. Application
S5-115U S5-115U Design Central configuration Distributed configuration Note General technical specifications S5-115U Principle of operation Program memory Processor Programming S5-115U Cyclic program execution
More informationSHF Communication Technologies AG
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23 Aufgang D 12277 Berlin Marienfelde Germany Phone ++49 30 / 772 05 10 Fax ++49 30 / 753 10 78 E-Mail: sales@shf.biz Web: http://www.shf.biz
More informationDevelopment an update. Aeroflex Gaisler
European SpaceWire Router Development an update Sandi Habinc Aeroflex Gaisler Demand for SpaceWire Router Both European and international customers have shown interest in SpaceWire router with greater
More informationSTATE OF NEW JERSEY DEPARTMENT OF TRANSPORTATION TRENTON, NEW JERSEY 08625
STATE OF NEW JERSEY DEPARTMENT OF TRANSPORTATION TRENTON, NEW JERSEY 08625 METRIC SPECIFICATIONS FOR VME BUS COMPUTER (FIELD TERMINAL VME BUS PROCESSOR ASSEMBLY) N.J. Specification No. Effective Date:
More informationOptimux-1553 STM-1/OC-3 Terminal Multiplexer
Data Sheet Optimux-1553 STM-1/OC-3 terminal multiplexer for grooming high order legacy traffic (TDM) over SDH/SONET networks Any Traffic Over Fiber Multiplexes up to three E3 or T3 data channels using
More informationPrototyping of Space Protocol(s) for SPI
Prototyping of Space Protocol(s) for SPI Carlos Urbina Ortega 12/12/2017 ESA UNCLASSIFIED - For Official Use CONTRACT DETAILS Budget + Program: TRP (two parallel contracts) Planned Duration: 12 months
More informationCMX Hardware Status. Chip Brock, Dan Edmunds, Philippe Yuri Ermoline, Duc Bao Wojciech UBC
Hardware Status Chip Brock, Dan Edmunds, Philippe Laurens@MSU Yuri Ermoline, Duc Bao Ta @CERN Wojciech Fedorko @ UBC Michigan State University 25-Oct-2013 Outline Review of hardware project (Some) hardware
More informationConnection of linked and third-party systems. Operation of building automation and control systems via networks.
8 PLD9.TOWER 57 PLD9.RACK VISONIK DCS Data and communication server PLD9.TOWER PLD9.RACK Data and communication servers (DCS) are used as management stations in building automation and control (BAC). With
More informationVMEbus Vertical Interconnect Alan Jones
VMEbus Vertical Interconnect Alan Jones 1.0 INTRODUCTION The Vertical Interconnect module allows a standard VMEbus crate to be expanded, by accessing other remote VMEbus crates over a 60 MHz serial link.
More informationCommand & Data Handling. By: Justin Hadella Brandon Gilles
Command & Data Handling By: Justin Hadella Brandon Gilles Outline Design Goals Requirements System Layout Processor Considerations Baseline Design Current Development 2 Design Goals 1 Watt Operational
More informationVertex Detector Electronics: ODE Pre-Prototype
Vertex Detector Electronics: ODE Pre-Prototype User Manual Issue: 2 Revision: 1 Reference: IPHE 2000-008, LHCb 2001-057 VELO Created: 28 February 2000 Last modified: 4 May 2001 Prepared By: Yuri Ermoline
More informationOverview of SVT DAQ Upgrades. Per Hansson Ryan Herbst Benjamin Reese
Overview of SVT DAQ Upgrades Per Hansson Ryan Herbst Benjamin Reese 1 SVT DAQ Requirements and Constraints Basic requirements for the SVT DAQ Continuous readout of 23 040 channels Low noise (S/N>20 to
More informationVelo readout board RB3. Common L1 board (ROB)
Velo readout board RB3 Testing... Common L1 board (ROB) Specifying Federica Legger 10 February 2003 1 Summary LHCb Detectors Online (Trigger, DAQ) VELO (detector and Readout chain) L1 electronics for VELO
More informationAC 800M for Compact Product Suite Outline of all modules
DATA SHEET AC 800M for Compact Product Suite Outline of all AC 800M is a family of rail-mounted, consisting of CPU:s, communication, power supply and various accessories. There are several CPU to choose
More informationOptical Interconnects: Trend and Applications
Optical Interconnects: Trend and Applications Yi-Jen Chan EOL, ITRI Wireless & Optical Communications conference 2008 April 23, 2008 OUTLINE Background and Motivation Trends of Optical Interconnects Technology
More informationValidation of the front-end electronics and firmware for LHCb vertex locator.
Validation of the front-end electronics and firmware for LHCb vertex locator. Antonio Fernández Prieto Universidade de santiago de compostela, Spain E-mail: antonio.fernandez.prieto@cern.ch Pablo Vázquez
More informationUser Manual for Serial Test Cards University of Wisconsin - Madison
Phil Robl UW Physical Sciences Laboratory User Manual for Serial Test Cards University of Wisconsin - Madison Introduction Receiver Card Receiver Cards were developed at the University of Wisconsin as
More informationTechnical Specification of LHC instrumentation VME crates Back plane, power supplies and transition modules
Group Code.: SL/BI EDMS No.: 365170 LHC Project document No.: XXXX The Large Hadron Collider Project IT-XXXX/LHC/LHC Technical Specification of LHC instrumentation VME crates Back plane, power supplies
More informationUsing the SPECS in LHCb
LHCb 2003-005 DAQ 21 January 2003 Using the in LHCb Dominique Breton, Daniel Charlet Laboratoire de l Accélérateur Linéaire - Orsay ABSTRACT This document attempts to describe how to use the in LHCb. The
More informationFuture of opto-electronics in CMOS-based systems. A. F. J. Levi
Future of opto-electronics in CMOS-based systems A. F. J. Levi The University of Southern California University Park, DRB 118 Los Angeles, California 90089-1111 http://www.usc.edu/dept/engineering/eleceng/adv_network_tech/
More informationTiming System Modules
Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006 Timing System Functionality based on the APS timing system Redesigned for SLS Series 100 Improved performance for
More information