INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
|
|
- Brendan Hutchinson
- 6 years ago
- Views:
Transcription
1 INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN (Print), ISSN (Online) Volume 3, Issue 1, January- June (212), IAEME ISSN (Print) ISSN (Online) Volume 3, Issue 1, January- June (212), pp IAEME: Journal Impact Factor (211):.85 (Calculated by GISI) IJECET I A E M E NAND-NOR TYPE 4T LOADLESS SRAM BASED AREA AND POWER EFFICIENT YBRID Kuludip Kumar Gupta 1, Er.Nitin Kr.Tiwari 2, Dr. R.K Sarin 3 Department of Electronics & Communication 1,2,3 Dr. B. R. Ambedkar National Institute of Technology Jalandhar guptakuld@gmail.com 1, nitin.vd25@gmail.com 2, sarinrk@nitj.ac.in 3 ABSTRACT Content Addressable Memory is used in hardware look up table for data matching for its corresponding match location. ybrid type is combination of NAND and NOR type with control circuit. In this paper we proposed and implement four transistor store unit SRAM based. The proposed 1 32 bit array contains control circuit in between NAND type and NOR type. The results of the hybrid design are compared with conventional hybrid in CMOS.18um technology. It is found that the proposed design is having less area, power and energy as compared to the conventional. Keywords- Four transistor loadless SRAM based,or and NOR. I INTRODUCTION Content-Addressable Memory () is used to compare the search data with the stored data in parallel. Due to its fastest parallel search operation it is used in router.other applications of are parametic curve extraction, hough transformation, uffman coding/decoding and image coding. Fig 1 is simplified block diagram of [1] array which consist of 4 words and 4 bits. The match line of every in a word is shorted to matchline sense amplifier. The matchline is precharge to high before the data is put on search drivers as in Fig.1.If the search data matches with all bits in a word then the matchline will remain high otherwise it discharges to ground. The sense amplifier detects the matchline results and generate the corresponding Addresses for high value of matchline.the design are divided in two types NOR-type and NAND-type s. The NOR-type has best search performance at the cost of high power. 3
2 SA 1 1 SA Search Data registers /drivers SA 1 Fig 1 array While the NAND-type has low power consumpution but has large delay. In this paper we implemented hybrid type in CMOS.18um technology which is combination of the NOR and NAND type with control circuit between them. The design is of 1 32 I.e 1 words with 32 bit. In this paper we vary the length of SEG_1 i.e NAND-type block to 1 bit and SEG_2 i.e NOR-type block to 31 bit.similiarly SEG_1 to 2 bit and SEG_2 to 3 bit and comparison has occur for various hybrid type. The rest of this paper is organized as follows Section II reviews brief discription of the OR NOR.In this we proposed four transistor SRAM store unit based of OR and NOR type.in Section III, we briefly describe the working of hybrid type [4].Next the experimental results are given in section V and Section IV gives some brief conclusions. II DESIGN CONCEPT OF Content Addressable Memory[2] consists of store unit,compare unit and match unit. The store unit stores the data,compare unit compares the search data with that of stored data and arrange in such a way that can be either OR or NOR type.match unit decides whether the stored data and search data is matched or not.the input of the is Search_Data(), Stored Data and Output is as shown in Fig.1 Search_Data() Stored SEARC STORE DATA() DATA Fig.1(a) OR TYPE 31
3 Search_Data() Stored SEARC STORE DATA() DATA Fig.1(b) NOR TYPE A. Traditional Nine Transistor The store unit of traditional in Fig. 2 consist of six transistor SRAM. The two transistor M1 and M2 are used as pass transistor which compares the stored data with the search data and the result is fed into gate of match unit transistor M3 which makes it on or off. If stored and search data matches,then = in OR shown in Fig 2(a).So there is no path for matchline() to discharge else is shorted to ground i.e =1. STORE WL M1 M2 M3 Fig.2(a) OR (6 T SRAM) owever in NOR in Fig.2(b) there will be a path for a matchline() to discharge if stored data and search data () matches to i.e =1. For mismatch there is no path for matchline to get discharged as =. 32
4 STORE a. NOR (6 T SRAM) B. PROPOSED Seven Transistor The proposed consists of loadless 4T SRAM[3] store unit. The difference in 4T SRAM with that of 6T SRAM is, The bit lines are charged to ground instead of Vdd in read mode.with the help of this 4T SRAM we implement OR and NOR type shown in Fig.4 WL STORE Vdd Fig.4(a) OR type (4 T SRAM) WL STORE Vdd Fig.4(b) NOR type (4 T SRAM) 33
5 C. NOR-Type The can be arranged in two ways either NOR type or NAND type. In NOR type Fig.6 the pull down NMOS transistor use for matching, is arranged in NOR fashion.the used is OR type. It provides best search performance as matchline discharges to ground when mismatch i.e = 1. So NOR type can be used for best search performance. D.NAND type The matchline are highly capactive in NOR-Type due to its parallel nature and hence OR OR.... OR OR PRE.... Fig. 6(a) NOR type NOR NOR NOR NOR Fig. 6(b) NAND type PRE results in more power dissipation. So to reduce the power we use NAND type in which the pull down NMOS transistor are arranged in NAND fashion as shown in fig.6(b). The is NOR type. The matchline capacitance is small so power consumption is very less during match condition i.e =1.owever The pull down path is too long to increase the discharging delay in match case. III YBRID-TYPE DESIGN A. Overview NOR-type has best search performance and NAND-type has less power dissipation. In hybrid type [4] we combine these two types with an additional control circuit.i.e SEG_1,control circuit,seg_2 as shown in Fig.7.In SEG_1 the used is NOR type, the pull down transistors are arranged in NAND fashion denoted as NAND TYPE BLOCK. In SEG_2 the used is OR type and the pull down transistor are arranged in NOR fashion denoted as NOR 34
6 NOR... NOR NAND-TYPE BLOCK P4 OR... OR PRE P3 T1 PRE N1 P1 M1 N4 NOR-TYPE BLOCK M2 P2 T3 PRE T2 N2 N3 SEG_1 CONTROL SEG_2 Fig.7 Word structure of 32 bit of hyrbrid design (ref [4]) NOR TYPE BLOCK. The NAND type block is matched only when it is connected to the ground i.e when all NOR cam output are 1. The NOR-type block is in matched state when all matchline is disconnected from the ground i.e =.. B Search Operation ybrid has two phases precharge phase and match evaluation phase irrespective to conventional that works in three phases. 1 Precharge phase. In this phase PRE signal is asserted low which makes M1,M2 and Matchline () charged to high. NMOS N2,N1,N3 are off so there is no path for T1,T2,T3 to discharge is mismatched. Therefore if one of OR is mismatched in NOR type block there will be no path for M2 to discharge through T3. Same for NAND type block, i.e. if =1 for all,there will no path for M1 to discharge. Because of this there is no searchline precharge phase in which bitlines are discharged to ground to prevent unexpected results. 2. Match Evaluation Phase Case I-In this case one of the NOR of NAND type of SEG_1 is mismatched and all or one of OR of NOR type of SEG_2 is either matched or mismatched.so M1 retains high which makes N2 and N3 transistor off which disconnect the pull down path T2 and T3. So whether NOR type is matched or mismatched still remains high due to no pull down path to discharge Case 1 Case 2 Case 3 Match Match Table -1 SEG_1 SEG_2 Match T1 PAT T2 T3 Each Node Voltages of ybrid KEY M1 L L L NODE M2 L RESULT Match 35
7 CASE I: SEG_1 is mismatched SEG_2 is mismatched CASE II: SEG_1 is matched SEG_2 is mismatched 36
8 CASE I: SEG_1 is mismatched SEG_2 is matched Case III: SEG_1 is matched SEG_2 is matched (Fig.8 Simulated waveform for Seven Transistor (The waveform signal 1.PRE 2.Cellx 3.M14. M2 5. ) Case II In this case NOR cam s of NAND type of SEG_1 is matched and one of OR cam s of NOR type of SEG_2 is mismatch. So M1 discharge to that turns on N1 and N3 and due to mismatch in NOR type block of SEG_2 the M2 discharge to ground.so N4 is off and remains high. Case III. In this case the NAND type block of SEG_1 and NOR type block of SEG_2 are matched. So M1 discharge to ground which turns on the transistor N1 and N3.Since NOR type of SEG_2 is mismatched, the M2 remains high which turns on N4 so the is discharged to ground either through T1 or T2 path. As T1 path is the shortest path to discharge the to ground ence this design is the best in search performance also. 37
9 V EPERIMENTAL RESULTS In this paper,we use CMOS.18 um technology for our design.we have compared the matchline delay and power between the Matchline delay is delay between when PRE signal is asserted IG and when matchline() discharges to ZERO. In hybrid type we vary the SEG_1 length 1 to 2 correspoinding SEG_2 length is 31 and 3. In this paper we have taken average power[5],[6],[7] which is equal to P av = [(1/T) T ( V I) dt. The delay and power of hybrid has been taken when both SEG_1 and SEG_2 is matched. (6T SRAM store unit) (4T SRAM store unit) OR (Power NOR (Power uw) AREA (OR or uw) NOR) Table 2 Comparison of 9T and 7T Delay (ns) ybrid (6T SRAM ) ybrid (4T SRAM) Table 3 ybrid Delay comparison Power (mw) ybrid (6T SRAM ) ybrid (4T SRAM) Table 4 ybrid Power comparison Energy (fj) ybrid (6T SRAM ) ybrid (4T SRAM) Table 5 ybrid Energy comparison 38
10 Fig 9 Layout of OR of conventional VI CONCLUSION Fig 1 Layout of OR (of 4T loadless SRAM based ). The hybrid- design of conventional has low power consumption comparison to other. In this paper the proposed seven transistor loadless SRAM based has low area and power as compared to the conventional hybrid. REFERENCES [1].. Miyatake, M. Tanaka, and Y. Mori, A design for high speed lowpower CMOS fully parallel contentaddressable memory macros, IEEE J. Solid-State Circuits, vol. 36, pp , June
11 [2] K. Pagiamtzis and A. Sheikholeslami, Content- addressable memory () circuits and architectures: A tutorial and survey, IEEE J. Solid-State Circuits, vol. 41, no. 3, pp , Mar. 26 [3] Jinshen Yang, Li Chen A New Loadless 4-Transistor SRAM Cell with a.18 um CMOS technology IEEE 27 [4] Yen-Jen Chang and Yuan ong Liao ybrid-type design for both power and performance efficiency in VLSI systems,vol No:8 Aug 28 [5] [6] [7] power.html 31
Optimized CAM Design
Vol. 3, Issue. 5, Sep - Oct. 2013 pp-2640-2645 ISSN: 2249-6645 Optimized CAM Design S. Haroon Rasheed 1, M. Anand Vijay Kamalnath 2 Department of ECE, AVR & SVR E C T, Nandyal, India Abstract: Content-addressable
More informationSTUDY OF SRAM AND ITS LOW POWER TECHNIQUES
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN ISSN 0976 6464(Print)
More informationInternational Journal of Advance Engineering and Research Development LOW POWER AND HIGH PERFORMANCE MSML DESIGN FOR CAM USE OF MODIFIED XNOR CELL
Scientific Journal of Impact Factor (SJIF): 5.71 e-issn (O): 2348-4470 p-issn (P): 2348-6406 International Journal of Advance Engineering and Research Development Volume 5, Issue 04, April -2018 LOW POWER
More informationTernary Content Addressable Memory Types And Matchline Schemes
RESEARCH ARTICLE OPEN ACCESS Ternary Content Addressable Memory Types And Matchline Schemes Sulthana A 1, Meenakshi V 2 1 Student, ME - VLSI DESIGN, Sona College of Technology, Tamilnadu, India 2 Assistant
More informationLow Power using Match-Line Sensing in Content Addressable Memory S. Nachimuthu, S. Ramesh 1 Department of Electrical and Electronics Engineering,
Low Power using Match-Line Sensing in Content Addressable Memory S. Nachimuthu, S. Ramesh 1 Department of Electrical and Electronics Engineering, K.S.R College of Engineering, Tiruchengode, Tamilnadu,
More informationA Survey on Design of Content Addressable Memories
A Survey on Design of Content Addressable Memories R.Prashidha, G.Shanthi, K.Priyadharshini Abstract We survey the recent developments in the design of large-capacity content addressable memory (CAM).
More informationImplementation of SCN Based Content Addressable Memory
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 4, Ver. II (Jul.-Aug. 2017), PP 48-52 www.iosrjournals.org Implementation of
More informationA Low Power Content Addressable Memory Implemented In Deep Submicron Technology
A Low Power ontent Addressable Memory Implemented In Deep Submicron Technology Divyashree.M, Bhagya. P P.G. Student, Dept. of E&, Don Bosco Institute of Technology, Bangalore, Karnataka, India Associate
More informationContent Addressable Memory performance Analysis using NAND Structure FinFET
Global Journal of Pure and Applied Mathematics. ISSN 0973-1768 Volume 12, Number 1 (2016), pp. 1077-1084 Research India Publications http://www.ripublication.com Content Addressable Memory performance
More informationDESIGN ANDIMPLEMENTATION OF EFFICIENT TERNARY CONTENT ADDRESSABLE MEMORY
DESIGN ANDIMPLEMENTATION OF EFFICIENT TERNARY CONTENT ADDRESSABLE MEMORY Gangadhar Akurathi 1, Suneel kumar Guntuku 2 and K.Babulu 3 1 Department of ECE, JNTUK-UCEV, Vizianagaram, Andhra Pradesh, India
More informationDesign of low power Precharge-Free CAM design using parity based mechanism
Design of low power Precharge-Free CAM design using parity based mechanism S.A.Sivakumar 1, A.Swedha 2 Assistant Professor, ECE Department, Info Institute of Engineering, Coimbatore, India 1 PG Scholar,
More informationPower Gated Match Line Sensing Content Addressable Memory
International Journal of Embedded Systems, Robotics and Computer Engineering. Volume 1, Number 1 (2015), pp. 1-6 International Research Publication House http://www.irphouse.com Power Gated Match Line
More informationImplementation of Efficient Ternary Content Addressable Memory by Using Butterfly Technique
International journal of scientific and technical research in engineering (IJSTRE) www.ijstre.com Volume 1 Issue 5 ǁ August 2016. Implementation of Efficient Ternary Content Addressable Memory by Using
More informationFilter-Based Dual-Voltage Architecture for Low-Power Long-Word TCAM Design
Filter-Based Dual-Voltage Architecture for Low-Power Long-Word TCAM Design Ting-Sheng Chen, Ding-Yuan Lee, Tsung-Te Liu, and An-Yeu (Andy) Wu Graduate Institute of Electronics Engineering, National Taiwan
More informationDESIGN OF PARAMETER EXTRACTOR IN LOW POWER PRECOMPUTATION BASED CONTENT ADDRESSABLE MEMORY
DESIGN OF PARAMETER EXTRACTOR IN LOW POWER PRECOMPUTATION BASED CONTENT ADDRESSABLE MEMORY Saroja pasumarti, Asst.professor, Department Of Electronics and Communication Engineering, Chaitanya Engineering
More informationColumn decoder using PTL for memory
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735. Volume 5, Issue 4 (Mar. - Apr. 2013), PP 07-14 Column decoder using PTL for memory M.Manimaraboopathy
More informationAnalysis of Power Dissipation and Delay in 6T and 8T SRAM Using Tanner Tool
Analysis of Power Dissipation and Delay in 6T and 8T SRAM Using Tanner Tool Sachin 1, Charanjeet Singh 2 1 M-tech Department of ECE, DCRUST, Murthal, Haryana,INDIA, 2 Assistant Professor, Department of
More informationDesign of high speed low power Content Addressable Memory (CAM) using parity bit and gated power matchline sensing
Design of high speed low power Content Addressable Memory (CAM) using parity bit and gated power matchline sensing T. Sudalaimani 1, Mr. S. Muthukrishnan 2 1 PG Scholar, (Applied Electronics), 2 Associate
More informationDesign of a Low Power Content Addressable Memory (CAM)
Design of a Low Power Content Addressable Memory (CAM) Scott Beamer, Mehmet Akgul Department of Electrical Engineering & Computer Science University of California, Berkeley {sbeamer, akgul}@eecs.berkeley.edu
More informationCALCULATION OF POWER CONSUMPTION IN 7 TRANSISTOR SRAM CELL USING CADENCE TOOL
CALCULATION OF POWER CONSUMPTION IN 7 TRANSISTOR SRAM CELL USING CADENCE TOOL Shyam Akashe 1, Ankit Srivastava 2, Sanjay Sharma 3 1 Research Scholar, Deptt. of Electronics & Comm. Engg., Thapar Univ.,
More informationLow Power SRAM Design with Reduced Read/Write Time
International Journal of Information and Computation Technology. ISSN 0974-2239 Volume 3, Number 3 (2013), pp. 195-200 International Research Publications House http://www. irphouse.com /ijict.htm Low
More informationPOWER REDUCTION IN CONTENT ADDRESSABLE MEMORY
POWER REDUCTION IN CONTENT ADDRESSABLE MEMORY Latha A 1, Saranya G 2, Marutharaj T 3 1, 2 PG Scholar, Department of VLSI Design, 3 Assistant Professor Theni Kammavar Sangam College Of Technology, Theni,
More informationLOW POWER SRAM CELL WITH IMPROVED RESPONSE
LOW POWER SRAM CELL WITH IMPROVED RESPONSE Anant Anand Singh 1, A. Choubey 2, Raj Kumar Maddheshiya 3 1 M.tech Scholar, Electronics and Communication Engineering Department, National Institute of Technology,
More information6T- SRAM for Low Power Consumption. Professor, Dept. of ExTC, PRMIT &R, Badnera, Amravati, Maharashtra, India 1
6T- SRAM for Low Power Consumption Mrs. J.N.Ingole 1, Ms.P.A.Mirge 2 Professor, Dept. of ExTC, PRMIT &R, Badnera, Amravati, Maharashtra, India 1 PG Student [Digital Electronics], Dept. of ExTC, PRMIT&R,
More informationDesign and Simulation of Low Power 6TSRAM and Control its Leakage Current Using Sleepy Keeper Approach in different Topology
Vol. 3, Issue. 3, May.-June. 2013 pp-1475-1481 ISSN: 2249-6645 Design and Simulation of Low Power 6TSRAM and Control its Leakage Current Using Sleepy Keeper Approach in different Topology Bikash Khandal,
More informationSurvey on Content Addressable Memory and Sparse Clustered Network
Survey on Content Addressable Memory and Sparse Clustered Network 1 Aswathy K.S., 2 K. Gnana Sheela 1,2 Department of Electronics and Communication, Toc H Institute of Science and Technology Kerala, India
More informationEMDBAM: A Low-Power Dual Bit Associative Memory with Match Error and Mask Control
Abstract: EMDBAM: A Low-Power Dual Bit Associative Memory with Match Error and Mask Control A ternary content addressable memory (TCAM) speeds up the search process in the memory by searching through prestored
More informationA Comparative Study of Power Efficient SRAM Designs
A Comparative tudy of Power Efficient RAM Designs Jeyran Hezavei, N. Vijaykrishnan, M. J. Irwin Pond Laboratory, Department of Computer cience & Engineering, Pennsylvania tate University {hezavei, vijay,
More informationDesign of Read and Write Operations for 6t Sram Cell
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 8, Issue 1, Ver. I (Jan.-Feb. 2018), PP 43-46 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design of Read and Write Operations
More information8Kb Logic Compatible DRAM based Memory Design for Low Power Systems
8Kb Logic Compatible DRAM based Memory Design for Low Power Systems Harshita Shrivastava 1, Rajesh Khatri 2 1,2 Department of Electronics & Instrumentation Engineering, Shree Govindram Seksaria Institute
More informationA Single Ended SRAM cell with reduced Average Power and Delay
A Single Ended SRAM cell with reduced Average Power and Delay Kritika Dalal 1, Rajni 2 1M.tech scholar, Electronics and Communication Department, Deen Bandhu Chhotu Ram University of Science and Technology,
More informationResearch Scholar, Chandigarh Engineering College, Landran (Mohali), 2
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Optimize Parity Encoding for Power Reduction in Content Addressable Memory Nisha Sharma, Manmeet Kaur 1 Research Scholar, Chandigarh
More informationAnalysis of 8T SRAM with Read and Write Assist Schemes (UDVS) In 45nm CMOS Technology
Analysis of 8T SRAM with Read and Write Assist Schemes (UDVS) In 45nm CMOS Technology Srikanth Lade 1, Pradeep Kumar Urity 2 Abstract : UDVS techniques are presented in this paper to minimize the power
More informationA Novel Architecture of SRAM Cell Using Single Bit-Line
A Novel Architecture of SRAM Cell Using Single Bit-Line G.Kalaiarasi, V.Indhumaraghathavalli, A.Manoranjitham, P.Narmatha Asst. Prof, Department of ECE, Jay Shriram Group of Institutions, Tirupur-2, Tamilnadu,
More informationMinimizing Power Dissipation during Write Operation to Register Files
Minimizing Power Dissipation during Operation to Register Files Abstract - This paper presents a power reduction mechanism for the write operation in register files (RegFiles), which adds a conditional
More informationHigh Performance Memory Read Using Cross-Coupled Pull-up Circuitry
High Performance Memory Read Using Cross-Coupled Pull-up Circuitry Katie Blomster and José G. Delgado-Frias School of Electrical Engineering and Computer Science Washington State University Pullman, WA
More informationContent Addressable Memory Using Automatic Charge Balancing with Self-Control Mechanism and Master-Slave Match Line Design
Circuits and Systems, 2016, 7, 597-611 Published Online May 2016 in SciRes. http://www.scirp.org/journal/cs http://dx.doi.org/10.4236/cs.2016.76051 Content Addressable Memory Using Automatic Charge Balancing
More informationPOWER EFFICIENT SRAM CELL USING T-NBLV TECHNIQUE
POWER EFFICIENT SRAM CELL USING T-NBLV TECHNIQUE Dhanya M. Ravi 1 1Assistant Professor, Dept. Of ECE, Indo American Institutions Technical Campus, Sankaram, Anakapalle, Visakhapatnam, Mail id: dhanya@iaitc.in
More informationDesign and Implementation of 8K-bits Low Power SRAM in 180nm Technology
Design and Implementation of 8K-bits Low Power SRAM in 180nm Technology 1 Sreerama Reddy G M, 2 P Chandrasekhara Reddy Abstract-This paper explores the tradeoffs that are involved in the design of SRAM.
More informationA Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM
IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 09, 2016 ISSN (online): 2321-0613 A Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM Yogit
More informationDesign of 6-T SRAM Cell for enhanced read/write margin
International Journal of Advances in Electrical and Electronics Engineering 317 Available online at www.ijaeee.com & www.sestindia.org ISSN: 2319-1112 Design of 6-T SRAM Cell for enhanced read/write margin
More informationINTERNATIONAL JOURNAL OF PROFESSIONAL ENGINEERING STUDIES Volume 9 /Issue 5 / JAN 2018
Implementation of an Efficient Content Addressable Memory Based on Sparse Cluster Network Basumala Chandram 1 Dr. P.Sreenivasulu 2 Dr. P. Prasanna Muralikrishna 3 chandu6240@gmail.com 1 psrinivas.vlsi@gmail.com
More informationDESIGN AND IMPLEMENTATION OF 8X8 DRAM MEMORY ARRAY USING 45nm TECHNOLOGY
DESIGN AND IMPLEMENTATION OF 8X8 DRAM MEMORY ARRAY USING 45nm TECHNOLOGY S.Raju 1, K.Jeevan Reddy 2 (Associate Professor) Digital Systems & Computer Electronics (DSCE), Sreenidhi Institute of Science &
More informationTHE latest generation of microprocessors uses a combination
1254 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 11, NOVEMBER 1995 A 14-Port 3.8-ns 116-Word 64-b Read-Renaming Register File Creigton Asato Abstract A 116-word by 64-b register file for a 154 MHz
More information250nm Technology Based Low Power SRAM Memory
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 1, Ver. I (Jan - Feb. 2015), PP 01-10 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org 250nm Technology Based Low Power
More informationSimulation and Analysis of SRAM Cell Structures at 90nm Technology
Vol.1, Issue.2, pp-327-331 ISSN: 2249-6645 Simulation and Analysis of SRAM Cell Structures at 90nm Technology Sapna Singh 1, Neha Arora 2, Prof. B.P. Singh 3 (Faculty of Engineering and Technology, Mody
More informationModule 6 : Semiconductor Memories Lecture 30 : SRAM and DRAM Peripherals
Module 6 : Semiconductor Memories Lecture 30 : SRAM and DRAM Peripherals Objectives In this lecture you will learn the following Introduction SRAM and its Peripherals DRAM and its Peripherals 30.1 Introduction
More informationLow Power PLAs. Reginaldo Tavares, Michel Berkelaar, Jochen Jess. Information and Communication Systems Section, Eindhoven University of Technology,
Low Power PLAs Reginaldo Tavares, Michel Berkelaar, Jochen Jess Information and Communication Systems Section, Eindhoven University of Technology, P.O. Box 513, 5600 MB Eindhoven, The Netherlands {regi,michel,jess}@ics.ele.tue.nl
More information! Memory Overview. ! ROM Memories. ! RAM Memory " SRAM " DRAM. ! This is done because we can build. " large, slow memories OR
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 2: April 5, 26 Memory Overview, Memory Core Cells Lecture Outline! Memory Overview! ROM Memories! RAM Memory " SRAM " DRAM 2 Memory Overview
More informationA Low Power SRAM Base on Novel Word-Line Decoding
Vol:, No:3, 008 A Low Power SRAM Base on Novel Word-Line Decoding Arash Azizi Mazreah, Mohammad T. Manzuri Shalmani, Hamid Barati, Ali Barati, and Ali Sarchami International Science Index, Computer and
More informationVERY large scale integration (VLSI) design for power
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 7, NO. 1, MARCH 1999 25 Short Papers Segmented Bus Design for Low-Power Systems J. Y. Chen, W. B. Jone, Member, IEEE, J. S. Wang,
More informationPOWER AND AREA EFFICIENT 10T SRAM WITH IMPROVED READ STABILITY
ISSN: 2395-1680 (ONLINE) ICTACT JOURNAL ON MICROELECTRONICS, APRL 2017, VOLUME: 03, ISSUE: 01 DOI: 10.21917/ijme.2017.0059 POWER AND AREA EFFICIENT 10T SRAM WITH IMPROVED READ STABILITY T.S. Geethumol,
More informationImplementation of DRAM Cell Using Transmission Gate
Implementation of DRAM Cell Using Transmission Gate Pranita J. Giri 1, Sunanda K. Kapde 2 PG Student, Department of E&TC, Deogiri Institute of Engineering & Management Studies, Aurangabad (MS), India 1
More informationIntroduction to Semiconductor Memory Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Introduction to Semiconductor Memory Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035
More informationA REVIEW ON LOW POWER SRAM
A REVIEW ON LOW POWER SRAM Kanika 1, Pawan Kumar Dahiya 2 1,2 Department of Electronics and Communication, Deenbandhu Chhotu Ram University of Science and Technology, Murthal-131039 Abstract- The main
More informationImproved Initial Overdrive Sense-Amplifier. For Low-Voltage DRAMS. Analog CMOS IC Design. Esayas Naizghi April 30, 2004
Analog CMOS IC Design Improved Initial Overdrive Sense-Amplifier For Low-Voltage DRAMS Esayas Naizghi April 30, 2004 Overview 1. Introduction 2. Goals and Objectives 3. Gate Sizing Theory 4. DRAM Introduction
More informationA Low Power 32 Bit CMOS ROM Using a Novel ATD Circuit
International Journal of Electrical and Computer Engineering (IJECE) Vol. 3, No. 4, August 2013, pp. 509~515 ISSN: 2088-8708 509 A Low Power 32 Bit CMOS ROM Using a Novel ATD Circuit Sidhant Kukrety*,
More informationCENG 4480 L09 Memory 2
CENG 4480 L09 Memory 2 Bei Yu Reference: Chapter 11 Memories CMOS VLSI Design A Circuits and Systems Perspective by H.E.Weste and D.M.Harris 1 v.s. CENG3420 CENG3420: architecture perspective memory coherent
More informationFeRAM Circuit Technology for System on a Chip
FeRAM Circuit Technology for System on a Chip K. Asari 1,2,4, Y. Mitsuyama 2, T. Onoye 2, I. Shirakawa 2, H. Hirano 1, T. Honda 1, T. Otsuki 1, T. Baba 3, T. Meng 4 1 Matsushita Electronics Corp., Osaka,
More informationCMOS Logic Circuit Design Link( リンク ): センター教官講義ノートの下 CMOS 論理回路設計
CMOS Logic Circuit Design http://www.rcns.hiroshima-u.ac.jp Link( リンク ): センター教官講義ノートの下 CMOS 論理回路設計 Memory Circuits (Part 1) Overview of Memory Types Memory with Address-Based Access Principle of Data Access
More informationUnit 7: Memory. Dynamic shift register: Circuit diagram: Refer to unit 4(ch 6.5.4)
Unit 7: Memory Objectives: At the end of this unit we will be able to understand System timing consideration Storage / Memory Elements dynamic shift register 1T and 3T dynamic memory 4T dynamic and 6T
More informationInternational Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
IP-SRAM ARCHITECTURE AT DEEP SUBMICRON CMOS TECHNOLOGY A LOW POWER DESIGN D. Harihara Santosh 1, Lagudu Ramesh Naidu 2 Assistant professor, Dept. of ECE, MVGR College of Engineering, Andhra Pradesh, India
More informationSemiconductor Memory Classification. Today. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. CPU Memory Hierarchy.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec : April 4, 7 Memory Overview, Memory Core Cells Today! Memory " Classification " ROM Memories " RAM Memory " Architecture " Memory core " SRAM
More informationLow Power Circuits using Modified Gate Diffusion Input (GDI)
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. II (Sep-Oct. 2014), PP 70-76 e-issn: 2319 4200, p-issn No. : 2319 4197 Low Power Circuits using Modified Gate Diffusion Input
More informationDigital Electronics. CHAPTER THIRTY TWO. Semiconductor Read-Only Memories
Digital Electronics. CHAPTER THIRTY TWO Semiconductor Read-Only Memories Introduction Diode circuits, BJT circuits, and MOSFET circuits are used to provide memory semiconductor circuits consisting of both
More informationLOW- POWER ANALYSIS OF VARIOUS 1-BIT SRAM CELLS USING SPICE
LOW- POWER ANALYSIS OF VARIOUS 1-BIT SRAM CELLS USING SPICE 1 Sushil Kumar Gupta Department of Electronics and Communication Engineering Madan Mohan Malaviya Engineering College Gorakhpur, India Abstract
More informationIntroduction to SRAM. Jasur Hanbaba
Introduction to SRAM Jasur Hanbaba Outline Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Non-volatile Memory Manufacturing Flow Memory Arrays Memory Arrays Random Access Memory Serial
More informationPower Analysis for CMOS based Dual Mode Logic Gates using Power Gating Techniques
Power Analysis for CMOS based Dual Mode Logic Gates using Power Gating Techniques S. Nand Singh Dr. R. Madhu M. Tech (VLSI Design) Assistant Professor UCEK, JNTUK. UCEK, JNTUK Abstract: Low power technology
More informationAN ANALYTICAL APPROACH TO DESIGN VLSI IMPLEMENTATION OF LOW POWER, HIGH SPEED SRAM CELL USING SUB-MICRON TECHNOLOGY
AN ANALYTICAL APPROACH TO DESIGN VLSI IMPLEMENTATION OF LOW POWER, HIGH SPEED SRAM CELL USING SUB-MICRON TECHNOLOGY Mr.Viplav A. Soliv Department of Electronics and Telecommunication Sipna s college of
More informationDesign and Analysis of 8T/10T SRAM cell using Charge Recycling Logic
Design and Analysis of 8T/10T SRAM cell using Charge Recycling Logic Rukkumani V Assistant Professor,Department of EIE Sri Ramakrishna Engineering College Coimbatore,India rukkumani.v@srec.ac.in Devarajan
More informationCOMPARITIVE ANALYSIS OF SRAM CELL TOPOLOGIES AT 65nm TECHNOLOGY
COMPARITIVE ANALYSIS OF SRAM CELL TOPOLOGIES AT 65nm TECHNOLOGY Manish Verma 1, Shubham Yadav 2, Manish Kurre 3 1,2,3,Assistant professor, Department of Electrical Engineering, Kalinga University, Naya
More informationRipple-Precharge TCAM: A Low-Power Solution for Network Search Engines
Ripple-Precharge TCAM: A Low-Power Solution for Network Search Engines Deepak S Vijayasarathi, Mehrdad Nourani, Mohammad J. Akharizadeh, Poras T. Balsara Center for Integrated Circuits & Systems The University
More informationCENG 4480 L09 Memory 3
CENG 4480 L09 Memory 3 Bei Yu Chapter 11 Memories Reference: CMOS VLSI Design A Circuits and Systems Perspective by H.E.Weste and D.M.Harris 1 Memory Arrays Memory Arrays Random Access Memory Serial Access
More informationVery Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 8 Dr. Ahmed H. Madian ah_madian@hotmail.com Content Array Subsystems Introduction General memory array architecture SRAM (6-T cell) CAM Read only memory Introduction
More informationPOWER ANALYSIS RESISTANT SRAM
POWER ANALYSIS RESISTANT ENGİN KONUR, TÜBİTAK-UEKAE, TURKEY, engin@uekae.tubitak.gov.tr YAMAN ÖZELÇİ, TÜBİTAK-UEKAE, TURKEY, yaman@uekae.tubitak.gov.tr EBRU ARIKAN, TÜBİTAK-UEKAE, TURKEY, ebru@uekae.tubitak.gov.tr
More informationLow-Power SRAM and ROM Memories
Low-Power SRAM and ROM Memories Jean-Marc Masgonty 1, Stefan Cserveny 1, Christian Piguet 1,2 1 CSEM, Neuchâtel, Switzerland 2 LAP-EPFL Lausanne, Switzerland Abstract. Memories are a main concern in low-power
More informationDESIGN AND SIMULATION OF 1 BIT ARITHMETIC LOGIC UNIT DESIGN USING PASS-TRANSISTOR LOGIC FAMILIES
Volume 120 No. 6 2018, 4453-4466 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ DESIGN AND SIMULATION OF 1 BIT ARITHMETIC LOGIC UNIT DESIGN USING PASS-TRANSISTOR
More information8.3.4 The Four-Transistor (4-T) Cell
전자회로 II 제 10 주 1 강 8.3.4 The Four-Transistor (4-T) Cell Static memory design has shorter access times than dynamic design 6-T static cell provides a to drive the sense amplifier Figure 8.19 : 4-T dynamic
More informationMemory Design I. Array-Structured Memory Architecture. Professor Chris H. Kim. Dept. of ECE.
Memory Design I Professor Chris H. Kim University of Minnesota Dept. of ECE chriskim@ece.umn.edu Array-Structured Memory Architecture 2 1 Semiconductor Memory Classification Read-Write Wi Memory Non-Volatile
More informationContent Addressable Memory Architecture based on Sparse Clustered Networks
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 6, Ver. III (Nov. - Dec. 2016), PP 21-28 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Content Addressable Memory
More informationDesign of Low Power SRAM in 45 nm CMOS Technology
Design of Low Power SRAM in 45 nm CMOS Technology K.Dhanumjaya Dr.MN.Giri Prasad Dr.K.Padmaraju Dr.M.Raja Reddy Research Scholar, Professor, JNTUCE, Professor, Asst vise-president, JNTU Anantapur, Anantapur,
More informationDESIGN AND READ STABILITYANALYSIS OF 8T SCHMITT TRIGGER BASED SRAM
ISSN: 2395-1680 (ONLINE) ICTACT JOURNAL ON MICROELECTRONICS, JANUARY 2017, VOLUME: 02, ISSUE: 04 DESIGN AND READ STABILITYANALYSIS OF 8T SCHMITT TRIGGER BASED SRAM Priyanka Lee Achankunju, Sreekala K.S
More informationPower Reduction Techniques in the Memory System. Typical Memory Hierarchy
Power Reduction Techniques in the Memory System Low Power Design for SoCs ASIC Tutorial Memories.1 Typical Memory Hierarchy On-Chip Components Control edram Datapath RegFile ITLB DTLB Instr Data Cache
More information+1 (479)
Memory Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Memory Arrays Memory Arrays Random Access Memory Serial
More informationPerformance Analysis and Designing 16 Bit Sram Memory Chip Using XILINX Tool
Performance Analysis and Designing 16 Bit Sram Memory Chip Using XILINX Tool Monika Solanki* Department of Electronics & Communication Engineering, MBM Engineering College, Jodhpur, Rajasthan Review Article
More informationAnalysis and Design of Low Voltage Low Noise LVDS Receiver
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 2, Ver. V (Mar - Apr. 2014), PP 10-18 Analysis and Design of Low Voltage Low Noise
More informationPrototype of SRAM by Sergey Kononov, et al.
Prototype of SRAM by Sergey Kononov, et al. 1. Project Overview The goal of the project is to create a SRAM memory layout that provides maximum utilization of the space on the 1.5 by 1.5 mm chip. Significant
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 26: November 9, 2018 Memory Overview Dynamic OR4! Precharge time?! Driving input " With R 0 /2 inverter! Driving inverter
More informationLow Power and Improved Read Stability Cache Design in 45nm Technology
International Journal of Engineering Research and Development eissn : 2278-067X, pissn : 2278-800X, www.ijerd.com Volume 2, Issue 2 (July 2012), PP. 01-07 Low Power and Improved Read Stability Cache Design
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 23-1 guntzel@inf.ufsc.br Semiconductor Memory Classification
More informationLecture 20: CAMs, ROMs, PLAs
Lecture 2: CAMs, ROMs, PLAs Outline Content-Addressable Memories Read-Only Memories Programmable Logic Arrays 2: CAMs, ROMs, and PLAs CMOS VLSI Design 4th Ed. 2 CAMs Extension of ordinary memory (e.g.
More informationResource Efficient Multi Ported Sram Based Ternary Content Addressable Memory
IOSR Journal of Engineering (IOSRJEN) ISSN (e): 2250-3021, ISSN (p): 2278-8719 PP 11-18 www.iosrjen.org Resource Efficient Multi Ported Sram Based Ternary Content Addressable Memory S.Parkavi (1) And S.Bharath
More informationInternational Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) ISSN (Print): 2279-0047 ISSN (Online): 2279-0055 International
More informationSemiconductor Memory Classification
ESE37: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: November, 7 Memory Overview Today! Memory " Classification " Architecture " Memory core " Periphery (time permitting)!
More information! Memory. " RAM Memory. " Serial Access Memories. ! Cell size accounts for most of memory array size. ! 6T SRAM Cell. " Used in most commercial chips
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec : April 5, 8 Memory: Periphery circuits Today! Memory " RAM Memory " Architecture " Memory core " SRAM " DRAM " Periphery " Serial Access Memories
More informationINTERNATIONAL JOURNAL OF PROFESSIONAL ENGINEERING STUDIES Volume VI /Issue 4 / AUG 2016
Implementation of Content Addressable Memory Based on Sparse Cluster Network using Load Store Queue Technique D.SATEESH KUMAR, EMAILID: Sateeshkumard4@Gmail.Com D.AJAY KUMAR M.E ASST.PROFESSOR,EMAILID:
More informationDesign of Low Power Wide Gates used in Register File and Tag Comparator
www..org 1 Design of Low Power Wide Gates used in Register File and Tag Comparator Isac Daimary 1, Mohammed Aneesh 2 1,2 Department of Electronics Engineering, Pondicherry University Pondicherry, 605014,
More informationINTERNATIONAL JOURNAL OF PROFESSIONAL ENGINEERING STUDIES Volume 9 /Issue 3 / OCT 2017
Design of Low Power Adder in ALU Using Flexible Charge Recycling Dynamic Circuit Pallavi Mamidala 1 K. Anil kumar 2 mamidalapallavi@gmail.com 1 anilkumar10436@gmail.com 2 1 Assistant Professor, Dept of
More informationDynamic Logic ALU Design with Reduced Switching Power
Indian Journal of Science and Technology, Vol 8(20), DOI:10.17485/ijst/2015/v8i20/79080, August 2015 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Dynamic Logic ALU Design with Reduced Switching Power
More informationIJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY LOW POWER SRAM DESIGNS: A REVIEW Asifa Amin*, Dr Pallavi Gupta *
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY LOW POWER SRAM DESIGNS: A REVIEW Asifa Amin*, Dr Pallavi Gupta * School of Engineering and Technology Sharda University Greater
More information