VLSI Design & Implementation of Bus Arbiter 2009 E09VL33 Circuitry

Transcription

1

2

3 1 CODE IEEE TRANSACTION ON VLSI YEAR E09VL32 VLSI Design & Implementation of Encryption & Decryption using VHDL E09VL01 Low-Power Programmable FPGA Routing VLSI Design & Implementation of Bus Arbiter E09VL33 Circuitry using VHDL E09VL02 Predictive-Flow-Queue-Based Energy VLSI Design & Implementation of Data Routing E09VL34 Optimization for Gigabit Ethernet Controllers Multiplexer using VHDL E09VL03 Design and Implementation of a Field VLSI Design & Implementation of DMA using E09VL35 Programmable CRC Circuit Architecture VHDL E09VL04 A Low Power JPEG2000 Encoder With Iterative VLSI Design & Implementation of Water Pump E09VL36 and Fault Tolerant Error Concealment Controller using VHDL E09VL05 An Area-Efficient Universal Cryptography VLSI Design & Implementation of Associate E09VL37 Processor for Smart Cards Memory using VHDL E09VL06 The CSI Multimedia Architecture E09VL38 VLSI Design & Implementation of I2c Controller Core E09VL07 FPGA Based Power Efficient Channelizer for VLSI Design & Implementation of Stepper Motor E09VL39 Software Defined Radio Controller E09VL08 Improvement of the Orthogonal Code VLSI Design & Implementation of Basic RSA E09VL40 Convolution Capabilities using FPGA Encryption Engine E09VL09 A VHDL Model of a IEEE Smart Sensor: VLSI Design & Implementation of Basic Des E09VL41 Characterization and Applications Crypto Core E09VL10 Fuzzy based PID Controller using VLSI Design & Implementation of Fuzzy E09VL42 VHDL/VERILOG for Transportation Application Controller Design E09VL11 Implementation of IEEE a WLAN Optimized Software Implementation of a Full- E09VL43 baseband Processor Rate IEEE a E09VL12 A Lossless Data Compression and VLSI Design & Implementation of Fir & Lir E09VL44 Decompression Algorithm and its Hardware Designing E09VL13 A Verilog Implementation of UART Design with VLSI Design & Implementation of Home E09VL45 Bist Capability Appliances Control Designing E09VL14 A Robust Uart Architecture based on Recursive VLSI Design & Implementation of Electronic E09VL46 Running Sum Filter for Better Noise Voting Machine E09VL15 FPGA Implementation of USB Transceiver VLSI Design & Implementation of Security E09VL47 Macrocell Interface with Usb2.0 Specifications System E09VL16 A VLSI Architecture for Visible Watermarking In VLSI Design & Implementation of Robot E09VL48 A Secure Still Digital Camera (S2dc) Design Controller E09VL17 A Low-Power Multiplier with the Spurious Power VLSI Design & Implementation of Solar Panel E09VL49 Suppression Technique Control E09VL18 Design of Reconfigurable Coprocessor for VLSI Based Temperature Controller E09VL50 Communication Systems Implementation E09VL19 Block-Based Multiperiod Dynamic Memory Design for Low Data- Retention Power E09VL51 VLSI Based Motor Speed Controller E09VL20 A Symbol-Rate Timing Synchronization Method for Low Power Wireless OFDM Systems E09VL52 Designing of Risc Controller using Verilog Hdl E09VL21 On the Design of a Multi-Mode Receive Digital- Designing of I2c Master Core / Spi Master Core E09VL53 Front-End for Cellular Terminal RFICS using Verilog Hdl E09VL22 Design Exploration of a Spurious Power Designing of Pc Printer Port / Serial Port using E09VL54 Suppression Technique (SPST) and its Verilog Hdl E09VL23 Implementation of a Multi-Channel UART Controller based on FIFO Technique and FPGA E09VL55 Designing of Programmable Peripheral Interface (Ppi) using Verilog Hdl E09VL24 Compliant Digital Baseband Transmitter on a Designing of Programmable Timer Interface (Pti) E09VL56 Digital Signal Processor using Verilog Hdl E09VL25 An FPGA-Based Architecture for Real Time Designing of Universal Sync / Async Receiver E09VL57 Image Feature Extraction and Transmitter (Usart) E09VL26 FPGA based Generation of High Frequency Carrier for Pulse Compression Using Cordic E09VL58 Design of Industrial PLC E09VL27 VLSI Architecture and FPGA Prototyping of a Digital Camera for Image Security and E09VL59 Design of Industrial Robot E09VL28 VLSI Design & Implementation of Cellphone Design and Implementation of Elevator E09VL60 Controller using VHDL Controller E09VL29 VLSI Design & Implementation of Code Design and Implementation of Traffic Light E09VL61 Converters using VHDL Controller E09VL30 VLSI Design & Implementation of Electronic Implementation of Data Link Layer Receiver in E09VL62 Automation using VHDL PCI Express E09VL31 VLSI Design & Implementation of Arithmetic Implementation of Data Link Layer Transmitter in E09VL63 Logic Unit using VHDL PCI Express I Floor, Cheran Towers, Arts College Road, Near KG BIG Cinemas, Cbe. Call

4 2 E09VL64 Matrix Multiplication Synthesis E09VL96 E09VL65 E09VL66 E09VL67 E09VL68 Implementation of a Multi-Coder Processor for the WTLS with High Compression Ratio VHDL Implementation of Cordic Algorithm for Wireless LAN Design and Simulation of Synchronization Unit for Wcdma Uplink Receiver Design of a Simulator Tool for a Channel with Rayleigh Fading and Awgn Communication E09VL97 E09VL98 E09VL99 E09VL69 Emotion Recognition using Facial Expressions E09VL101 E09VL70 E09VL71 E09VL72 E09VL73 E09VL74 E09VL75 E09VL76 E09VL77 E09VL78 E09VL79 E09VL80 E09VL81 E09VL82 E09VL83 E09VL84 E09VL85 E09VL86 E09VL87 Design and Implementation of Arithmetic Logic Unit using VHDL E09VL102 VLSI Design and Implementation of Associate Memory using VHDL E09VL103 VLSI Design and Implementation of Encoder & Decoder using VHDL E09VL104 VLSI Design and Implementation of Data Routing Multiplexer using VHDL E09VL105 VLSI Design and Implementation of Bus Arbiter using VHDL E09VL106 VLSI Design and Implementation of Code Convertors using VHDL E09VL107 VLSI Design & Implementation of Electronic Automation using VHDL E09VL108 VLSI Design and Implementation of Encryption & Decryption using VHDL E09VL109 VLSI Design and Implementation of Water Pump Controller using VHDL E09VL110 VLSI Design and Implementation of Cellphone Controller using VHDL E09VL111 A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm E09VL112 VLSI Design of Diminished-One Modulo 2n + 1 Adder using Circular Carry Selection E09VL113 The Design and FPGA Implementation of Gf(2^128 ) Multiplier for Ghash E09VL114 Bz-Fad: A Low-Power Low-Area Multiplier Based On Shift-and-Add Architecture E09VL115 Novel Area-Efficient FPGA Architectures for Fir Filtering with Symmetric Signal Extension E09VL116 Spread Spectrum Image Watermarking with Digital Design E09VL117 A Generalization of a Fast RNS Conversion for a New 4-Modulus Base E09VL118 Left to Right Serial Multiplier for Large Numbers on FPGA E09VL119 E09VL88 A Compact AES Encryption Core on Xilinx FPGA E09VL120 E09VL89 E09VL90 E09VL91 E09VL92 E09VL93 E09VL94 E09VL95 A Fast VLSI Design of Sms4 Cipher Based On Twisted BDD S-Box Architecture An improved RC6 algorithm with the same structure of encryption and decryption A Novel Multiplexer Based Truncated Array Multiplier A New Low Power Test Pattern Generator using A Variable-Length Ring Counter Power optimization of linear feedback shift Register (LFSR) for low power BIST Deviation-Based LFSR Reseeding for Test-Data Compression Fault Secure Encoder and Decoder for Nanomemory Applications Hardware Algorithm for Variable Precision Multiplication on FPGA Superscalar Power Efficient Fast Fourier Transform FFT Architecture A New High-Speed Architecture for Reed- Solomon Decoder Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point E09VL100 Cost-Efficient SHA Hardware Accelerators E09VL121 E09VL122 E09VL123 E09VL124 E09VL125 E09VL126 E09VL127 A Framework for Correction of Multi-Bit Soft Errors in L2 Caches based on Redundancy Soft-Error Tolerance and Mitigation in Asynchronous Burst-Mode Circuits Tag Overflow Buffering: Reducing Total Memory Energy by Reduced-Tag Matching On the Exploitation of Narrow-Width Values for Improving Register File Reliability Behavioral Synthesis of Asynchronous Circuits using Syntax Directed Translation as Backend Fault Secure Encoder and Decoder for Nano- Memory Applications Novel Area-Efficient FPGA Architectures for Fir Filtering With Symmetric Signal Custom Floating-Point Unit Generation for Embedded Systems Design and Synthesis of Programmable Logic Block with Mixed Lut and Macrogate Improving Error Tolerance for Multithreaded Register Files Area-Efficient Arithmetic Expression Evaluation using Deeply Pipelined Floating Point Cores Design Of Reversible Finite Field Arithmetic Circuits with Error Detection BZ-Fad: A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture The Arise Approach for Extending Embedded Processors with Arbitrary Hardware Accelerators Variation-Aware Low-Power Synthesis Methodology for Fixed-Point Fir Filters Low Power Design of Precomputation-Based Content-Addressable Memory L-Cbf: A Low-Power, Fast Counting Bloom Filter Architecture using VHDL Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point Low Power Hardware Architecture for Vbsme using Pixel Truncation Asynchronous Protocol Converters for Two- Phase Delay-Insensitive Global Communication FPGA Implementation(S) of a Scalable Encryption Algorithm Design Of Advanced Encryption Standard Using VHDL Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Low-Power Scan Testing for Test Data Compression Using A Routing-Driven Scan Enhancement Of Fault Injection Techniques Based On The Modification Of VHDL Code A Full-Adder-Based Methodology for the Design of Scaling Operation In Residue Number System FPGA Implementation of Low Power Parallel Multiplier I Floor, Cheran Towers, Arts College Road, Near KG BIG Cinemas, Cbe. Call

5 3 E09VL128 Designing Efficient Online Testable Reversible Compact Hardware Design Of Whirlpool E09VL160 Adders with New Reversible Gate Hashing Core 2006 E09VL129 Cost-Efficient SHA Hardware Accelerators E09VL161 Novel Technique For Peak- And Average-Power Reduction In Scan-Based Bist E09VL130 System Architecture and Implementation of Compression Using A Routing-Driven Scan E09VL162 MIMO Sphere Decoders On FPGA Architecture E09VL131 Design of Gps-Gsm Mobile Navigator E09VL163 Enhancement Of Fault Injection Techniques Based On The Modification Of Vhdl Code E09VL132 VlSI Design of Des(Data Encryption Standard) High Speed and Low Power FPGA E09VL164 Algorithm Implementation of FIR Filter for DSP IEEE E09VL133 Implementation Five - Stage Pipelined RISC An Asynchronous Field-Programmable VLSI E09VL165 Processor for Parallel Processing using LEDR/4-Phase-Dual-Rail Protocol IEEE E09VL134 Design of MPLS Router and Opitmization of Design and FPGA Implementation of High E09VL166 MPLS Path Restoration Technique using VLSI Speed, Low Power Digital Up Converter for IEEE E09VL135 Implementation Huffman Coding For Bit Stream Variation-Aware Low-Power Synthesis E09VL167 Compression In Mpeg - 2 Methodology for Fixed-Point FIR Filters IEEE E09VL136 Implementation of Hash Algorithm Used for A Fast Hardware Approach for Approximate, E09VL168 Cryptography And Security Efficient Logarithm and Antilogarithm IEEE E09VL137 Implementation of Content Addressable Memory Efficient Asynchronous Protocol Efficient E09VL169 for Atm Applications Asynchronous Protocol Converters for Two IEEE E09VL138 Implementation of Scramblers and Descramblers Ultra Low-Power Clocking Scheme Using Energy E09VL170 IEEE in Fiber Optic Communication Systems Sonet Recovery and Clock Gating E09VL139 Implementation of Matched Filters Frequency On the Exploitation of Narrow-Width Values for E09VL171 Spectrum in Code Division Multiple Access Improving Register File Reliability IEEE E09VL140 VLSI Design Of Two Wire Serial EEPROM for 81.6 GOPS Object Recognition Processor E09VL172 Embedded Microcontrollers Specification Based on a Memory-Centric NOC IEEE E09VL141 High Definition (Hd) Tv Data Encoding and Low-Power, High-Speed Transceivers for E09VL173 Decoding using Reed Solomon Code Network-on-Chip Communication IEEE E09VL142 Total Power Modeling in FPGAs Under Spatial Low-Power Programmable FPGA Routing E09VL174 Correlation Circuitry IEEE E09VL143 Design And Synthesis Of Programmable Logic Design and Implementation of a Field Block With Mixed Lut And Macrogate E09VL175 Programmable CRC Circuit Architecture IEEE E09VL144 Improving Error Tolerance For Multithreaded Scalable Multi-Input Multi-Output Queues With Register Files E09VL176 Application to Variation-Tolerant Architectures IEEE E09VL145 Design Of Reversible Finite Field Arithmetic Fault Secure Encoder and Decoder for Nano Circuits With Error Detection E09VL177 Memory Applications IEEE E09VL146 Register For Phase Difference Based Logic 2007 E09VL178 A Low Power JPEG2000 Encoder With Iterative and Fault Tolerant Error Concealment IEEE E09VL147 Designing Efficient Online Testable Reversible Multi-Gb/s LDPC Code Design and Adder With New Reversible Gate 2007 E09VL179 Implementation IEEE E09VL148 Bz-Fad: A Low-Power Low-Area Multiplier Based High-Throughput Layered LDPC Decoding On Shift-And-Add Architecture E09VL180 Architecture IEEE E09VL149 Processors With Arbitrary Hardware Custom Floating-Point Unit Generation for Accelerators E09VL181 Embedded Systems IEEE E09VL150 Low Power Design Of Precomputation-Based An improved RC6 algorithm with the same Content-Addressable Memory E09VL182 structure of encryption and decryption IEEE E09VL151 L-Cbf: A Low-Power, Fast Counting Bloom Filter Left to Right Serial Multiplier for Large Numbers Architecture Using Vhdl E09VL183 on FPGA IEEE E09VL152 Fpga Implementation Of Low Power Parallel Superscalar Power Efficient Fast Fourier Multiplier 2007 E09VL184 Transform FFT Architecture IEEE E09VL153 A Low-Power Multiplier With The Spurious A New High-Speed Architecture for Reed- Power Suppression Technique 2007 E09VL185 Solomon Decoder IEEE E09VL154 Low Power Hardware Architecture For Vbsme Soft-Error Tolerance and Mitigation in Using Pixel Truncation E09VL186 Asynchronous Burst-Mode Circuits IEEE E09VL155 A Processor-In-Memory Architecture For Hardware Algorithm for Variable Precision Multimedia Compression 2007 E09VL187 Multiplication on FPGA IEEE E09VL156 Shift-Register-Based Data Transposition For Cost-Effective Discrete Cosine Transform 2007 E09VL188 A Compact AES Encryption Core on Xilinx FPGA IEEE E09VL157 Asynchronous Protocol Converters For Two- Phase Delay-Insensitive Global Communication E09VL189 L1 Compression of Image Sequences Using the Structural Similarity Index Measure E09VL158 Fpga Implementation(S) Of A Scalable Research on Image Median Filtering Algorithm Encryption Algorithm E09VL190 and Its FPGA Implementation E09VL159 Design Of Advanced Encryption Standard Using FPGA/Soft-Processor Based Real-Time Object Vhdl E09VL191 Tracking System I Floor, Cheran Towers, Arts College Road, Near KG BIG Cinemas, Cbe. Call

6 4 E09VL192 E09VL193 E09VL194 E09VL195 E09VL196 E09VL197 E09VL198 Research on Image Median Filtering Algorithm and Its FPGA Implementation FPGA/Soft-Processor Based Real-Time Object Tracking System Fpga Implementation Of Low Power Parallel Multiplier Fpga Implementation(S) Of A Scalable Encryption Algorithm Using Vhdl 2007 Design And Implementation Of Aes Using Vhdl Rtl Design And Simulation Of Micro Controller In Hdl Hdl Implementation Of Error Detection And Correction Circuit I Floor, Cheran Towers, Arts College Road, Near KG BIG Cinemas, Cbe. Call

7

8