DESCRIPTION OF POSITION Senior level engineer will support full custom circuit design for this company s processor and its derivatives.

Size: px
Start display at page:

Download "DESCRIPTION OF POSITION Senior level engineer will support full custom circuit design for this company s processor and its derivatives."

Transcription

1 AUSTIN OPPORTUNITIES ASIC Bring-up and Test Engineer Austin, Texas POSITION SUMMARY As part of a strong design team, develop and execute plans for the hardware verification and testing of company designed ASICs. This engineer would work closely with the designers and integration team to ensure a testable design, and execute that test. Additionally, this engineer would contribute to the selection of the ASIC package, and interface with any external package and test houses needed to complete these tasks. RESPONSIBILITIES * Develop a packaging and test plan for a high speed ASIC * Develop the hardware bring-up plan for a high speed ASIC * Contribute to the DFT requirements in the design EXPERIENCE REQUIREMENTS * 5+ years logic design and bring-up experience with at least one high speed ASIC successfully delivered to the market * Experience with fabless design methodologies, especially third party package and test houses * Experience debugging and running high speed ASIC testers is a plus KNOWLEDGE/SKILL REQUIRMENTS * Logic design and implementation skills * Strong skills for bring-up including lab equipment experience * Knowledge of ASIC characterization and sort methodologies * Strong teamwork skills EDUCATION REQUIREMENTS Bachelors in Computer or Electrical engineering or equivalent experience required Masters in Computer or Electrical engineering desired Analog Circuit Design Engineer Austin, TX DESCRIPTION OF POSITION Senior level engineer will support full custom circuit design for this company s processor and its derivatives. SPECIFIC JOB FUNCTIONS Responsibilities: Define, implement, and deliver full custom analog blocks (eg phase locked loops, A/D converters). This includes microarchitectural definition, circuit specification, schematic entry, layout, timing, power estimation, checks, block reviews, and documentation. Additional responsibilities will include driving methodology and supporting global design issues (eg clock distribution).

2 PREFERRED EDUCATION AND EXPERIENCE BS and 9+ years experience, MS and 7+ years experience, or PhD and 4+ years experience desired. Candidate should have direct experience with 3 or more design cycles in microprocessor design (from microarchitecture through production). Experience in computer architecture, logic design, datapath circuits, flip-flops, dynamic circuits, arithmetic circuits, SRAM's, and register files highly desirable. Experience in analog design ABOUT THE COMPANY This is a global supplier of integrated circuits for the personal and networked computer and communications markets with manufacturing facilities in the United States, Europe, Japan, and Asia. This Fortune 500 and Standard & Poor s 500 company, produces microprocessors, flash memory devices, and support circuitry for communications and networking applications. Physical Design Manager Salary is 110 to 120 Located in Austin, Texas Must have some supervision exp. Description Responsibilities for this role will include supervision of both System on Chip (SoC) and Analog/Mixed Signal (AMS) Physical Design teams for the Division as well as technical leadership for the APR process flow. This position requires a Bachelor's degree or higher, with years experience in Physical Design and Design Management. Successful candidates will demonstrate the ability to manage people while adding significant advances for density, performance, and turnaround time in order to lead this company into a world-class position for Physical Design. Expectation is that the person in this role will be able to drive the development process to shrink turnaround time for each SoC design from new netlist to tapeout to less than 4-6 weeks, with placement utilization in excess of 80% and timing budgets met to support both slow and fast characterization performance corners for the entire simulation regression. The successful candidate in this role will manage approximately 15 Physical Design team members at high performance levels utilizing teambuilding, mentoring, and motivational skills. About the Company An exciting revolution is taking place in digital entertainment electronics. And it's sweeping across 650 million households worldwide as living rooms magically transform into thrilling home theaters. In the vanguard are DVD players, which have rocketed to widespread acceptance faster than any consumer electronics product. The popularity of DVD is prompting more and more consumers to expand and upgrade their entertainment systems. The market opportunity is enormous for DVDbased systems as well as Audio/Video Receivers, Game Boxes, Personal Video Recorders, Settop Boxes, MP3/CD Players and Wireless Residential Gateways. Winning in these growth markets will require powerful IC-plus-software solutions that deliver the state-of-the-art features that consumers demand. One semiconductor company is exceptionally well positioned to provide such solutions. A US-based company with operations in Japan, Taiwan, China and Europe. A company that stands ready to offer the worldwide support and digital entertainment focus needed to capitalize on this timely window of opportunity. A company that offers Total Entertainment solutions in every room and every corner, enabling consumers to experience extreme entertainment from digital content like never before. Bios Embedded Development Austin, Texas and San Jose, California

3 CALIFORNIA OPPORTUNITIES San Jose, San Francisco, Menlo Park, Palo Alto, East Bay OPPORTUNITIES Analog/Mixed Signal RF IC SIGNAL INTEGRITY ASIC/DESIGN & VERIFICATION BIST, ASIC, ATPG, DFT PCB PHOTONIC OPPORTUNITIES EMPLOYMENT OPPORTUNITIES May 2002 New Jersey-This Company is involved in the manufacture of advanced optical devices based on PLC (Planar Lightwave Circuit) technology. Optical Packaging engineer - Telcordia (Bellcore), SolidWorks, Cosmos, FEA analysis, ProE or AutoCAD BS degree in Mechanical Engineering, Physics, Materials Science, Chemical Engineering or related technical field. Reliability Engineer Waveguide designer California (San Jose) this company is developing optical components and subsystems based on proven wafer fab technology for Vertical Cavity Surface Emitting Lasers (VCSELS) for the metro and long-haul networks Chief VCSEL design engineer Laser Process Development Engineer Semiconductor Laser Process Dev Mgr Sr Laser System Eng Sr Reliability Eng Sr Optical Eng Sr Packaging Mech Eng Opto-mechanical packaging eng Director Optical Packaging

4 OTHER STATES Florida- Manufactures high performance fiber-optic collimators, isolators and mechancial switch products. Optical Packaging Engineer Test Automation Engineer Process Engineer Pennsylvania-This company offers InP electro-absorption modulators and other highperformance components for 10 Gb/s and 40 Gb/s optical communication in the metro and long-haul markets. Senior Optical Engineer. Maryland This is a well established private company building fiber optic transponders. System Test Development Engineer Maryland-This company is developing integrated optics,wavelength selective components and dispersion compensators. VP of Engineering. California (Orange County,los angeles area)- This company is developing 40 Gb/s InP-based optoelectronic components and modules for the optical network. MMIC s Designer. InP HBT Device Modeler. Manufacturing Engineer. California (L.A.)- this company is involved in the design and fabrication of very-high speed components for fiber optic and wireless telecommunication applications. MMIC s Engineer.

5 Title: System Test Development Engineer Division: Electronics Products Division State - City: MD - Baltimore Job Type: Regular Full-time/Part-time: Full-Time Job Description: As an integral member of Gore's fiber optics transponder development team, this individual will participate in all aspects of DFT and test automation. Responsibilities include working with the design team to define test strategies, then identifying, developing and implementing automated test processes and equipment which will be suitable in a manufacturing environment. The test development engineer will also be expected to generate test procedures, train manufacturing associates, characterize and control product hardware, bench and/or automated test equipment, write diagnostics and user interfaces, and be responsible for DFT, design validation and statistical correlations. Test will involve functional/performance testing/probing during all phases of transition from R&D to manufacturing. Qualifications: BSEE. Minimum of 3 years experience developing integrated test systems for testing electro optical based products and SERDES performance in a manufacturing environment. Must have experience with RF and optics automated functional testing and associated equipment such as BERT's and DCA's, as well as in-circuit testing of printed circuit boards. Knowledge of ATE required. Desirable: LabView and Visual Basic proficiency; familiarity with SONET and ETHERNET standards and protocol; and compliance testing. Travel Requirement: None Requisition Number: 1210HS Contact: Brent Rogers Rogers Recruiting Vista del Sol Drive Dallas, TX Phone Fax Rogers@RogersRecruiting.com

IC Testing and Development in Semiconductor Area

IC Testing and Development in Semiconductor Area IC Testing and Development in Semiconductor Area Prepare by Lee Zhang, 2004 Outline 1. Electronic Industry Development 2. Semiconductor Industry Development 4Electronic Industry Development Electronic

More information

Marvell Hong Kong Campus Recruitment 2015 HKUST 3/16/2015

Marvell Hong Kong Campus Recruitment 2015 HKUST 3/16/2015 Marvell Hong Kong Campus Recruitment 2015 HKUST 3/16/2015 Contents What is Marvell What Marvell Hong Kong does Why choose Marvell Q&A Marvell at a glance Key Facts Founded in 1995 by Berkeley engineers

More information

NPI Test Engineer Penang - Bayan Lepas

NPI Test Engineer Penang - Bayan Lepas NPI Test Engineer - Bayan Lepas Create test plans for new products to assure the products meet specifications. Design and implement test cases to achieve highest test coverage for products. Investigate

More information

Leading the Digital ENTERTAINMENT REVOLUTION

Leading the Digital ENTERTAINMENT REVOLUTION Leading the Digital Portable MP3 Players Cirrus is the leader in Internet audio with embedded processors in top-selling brands including this Sanyo unit. Game Boxes/DVD Players Cirrus is Leading the Digital

More information

54 th DAC EXHIBITOR PROSPECTUS

54 th DAC EXHIBITOR PROSPECTUS 54 th DAC EXHIBITOR PROSPECTUS Austin Convention Center Austin, Texas Exhibition: June 19-21, 2017 Conference: June 18-22, 2017 DAC.com sponsored by: in technical cooperation with: NETWORK ENGAGE AND EDUCATE

More information

53 rd DAC EXHIBITOR PROSPECTUS

53 rd DAC EXHIBITOR PROSPECTUS 53 rd DAC EXHIBITOR PROSPECTUS Austin Convention Center Austin, Texas Exhibition: June 6-8, 2016 Conference: June 5-9, 2016 DAC.com sponsored by: in technical cooperation with: NETWORK, ENGAGE AND EDUCATE

More information

Next Generation Transceivers: The Roadmap Component Driver Contributions from Roadmap team. Dominic O Brien Mike Schabel

Next Generation Transceivers: The Roadmap Component Driver Contributions from Roadmap team. Dominic O Brien Mike Schabel Next Generation Transceivers: The Roadmap Component Driver Contributions from Roadmap team Dominic O Brien Mike Schabel Outline New markets Key challenges Potential evolution Recommendations Fibre to the

More information

Impact of DFT Techniques on Wafer Probe

Impact of DFT Techniques on Wafer Probe Impact of DFT Techniques on Wafer Probe Ron Leckie, CEO, INFRASTRUCTURE ron@infras.com Co-author: Charlie McDonald, LogicVision charlie@lvision.com The Embedded Test Company TM Agenda INFRASTRUCTURE Introduction

More information

Chapter 5: ASICs Vs. PLDs

Chapter 5: ASICs Vs. PLDs Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.

More information

CVCG (CHG, PAG, CIG, MVE), SEG (SDG, HPG, CIPG), IPSG (PSG, MIG, CIG, PDS), DCG, icdg, CCG (CHD), SSG, TMG, Intel IT & Intel Labs are hiring!

CVCG (CHG, PAG, CIG, MVE), SEG (SDG, HPG, CIPG), IPSG (PSG, MIG, CIG, PDS), DCG, icdg, CCG (CHD), SSG, TMG, Intel IT & Intel Labs are hiring! CVCG (CHG, PAG, CIG, MVE), SEG (SDG, HPG, CIPG), IPSG (PSG, MIG, CIG, PDS), DCG, icdg, CCG (CHD), SSG, TMG, Intel IT & Intel Labs are hiring! Intel India Talent Acquisition August 07, 2018 CHG positions:

More information

A Small Company with a Big Footprint! Company Overview

A Small Company with a Big Footprint! Company Overview A Small Company with a Big Footprint! Company Overview October 2016 1 Contents Company Overview - Our Business - Our History - Organization Global Presence Key Customers Strategic Partners Product Offerings

More information

VLSI System Testing. Lecture 1 Introduction Class website: people.ee.duke.edu/~krish/teaching/538.html

VLSI System Testing. Lecture 1 Introduction Class website: people.ee.duke.edu/~krish/teaching/538.html ECE 538 VLSI System Testing Krish Chakrabarty Lecture 1: Overview Krish Chakrabarty 1 Lecture 1 Introduction Class website: people.ee.duke.edu/~krish/teaching/538.html VLSI realization process Verification

More information

FPGA Based Digital Design Using Verilog HDL

FPGA Based Digital Design Using Verilog HDL FPGA Based Digital Design Using Course Designed by: IRFAN FAISAL MIR ( Verilog / FPGA Designer ) irfanfaisalmir@yahoo.com * Organized by Electronics Division Integrated Circuits Uses for digital IC technology

More information

ANTC205. Introduction

ANTC205. Introduction ANTC205 Introduction The JitterBlocker takes very noisy and jittery clocks and cleans out all the deterministic and excessive jitter. It can handle thousands of picoseconds of period jitter at its input

More information

High Performance Mixed-Signal Solutions from Aeroflex

High Performance Mixed-Signal Solutions from Aeroflex High Performance Mixed-Signal Solutions from Aeroflex We Connect the REAL World to the Digital World Solution-Minded Performance-Driven Customer-Focused Aeroflex (NASDAQ:ARXX) Corporate Overview Diversified

More information

On-Chip Design Verification with Xilinx FPGAs

On-Chip Design Verification with Xilinx FPGAs On-Chip Design Verification with Xilinx FPGAs Application Note 1456 Xilinx Virtex-II Pro devices have redefined FPGAs. The Virtex-II Pro brings with it not only a denser and faster FPGA, but an IBM PPC

More information

Laker Custom Layout Automation System

Laker Custom Layout Automation System The Laker Custom Layout offers powerful solutions for analog, mixed-signal, memory, and custom digital IC design that address key pain points in the layout process. The Laker layout system provides an

More information

EXHIBITOR PROSPECTUS

EXHIBITOR PROSPECTUS 52 DAC nd EXHIBITOR PROSPECTUS Moscone Center, San Francisco, CA Exhibition: June 8-10, 2015 Conference: June 7-11, 2015 sponsored by: DAC.com in technical cooperation with: The Design Automation Conference

More information

Silicon Based Packaging for 400/800/1600 Gb/s Optical Interconnects

Silicon Based Packaging for 400/800/1600 Gb/s Optical Interconnects Silicon Based Packaging for 400/800/1600 Gb/s Optical Interconnects The Low Cost Solution for Parallel Optical Interconnects Into the Terabit per Second Age Executive Summary White Paper PhotonX Networks

More information

Extend Your Reach. with. Signature Core Fiber Optic Cabling System

Extend Your Reach. with. Signature Core Fiber Optic Cabling System Extend Your Reach with Signature Core Fiber Optic Cabling System What Signature Core System Can Do For You Saves capital expenditures Allows using multimode fiber in some applications that may have required

More information

Microsemi IP Cores Accelerate the Development Cycle and Lower Development Costs

Microsemi IP Cores Accelerate the Development Cycle and Lower Development Costs Microsemi IP Cores Accelerate the Development Cycle and Lower Development Costs October 2014 Introduction Today s FPGAs and System-on-Chip (SoC) FPGAs offer vast amounts of user configurable resources

More information

CITY OF SAN ANTONIO invites applications for the position of: Web Design Senior Analyst

CITY OF SAN ANTONIO invites applications for the position of: Web Design Senior Analyst CITY OF SAN ANTONIO invites applications for the position of: Web Design Senior Analyst SALARY: $24.83 - $37.24 Hourly $51,644.58 - $77,467.00 Annually OPENING DATE: 02/23/17 CLOSING DATE: 03/23/17 11:59

More information

EDA: Electronic Design Automation

EDA: Electronic Design Automation EDA: Electronic Design Automation Luis Mateu Contents What is EDA The Phases of IC design Opportunities for parallelism 2006 Synopsys, Inc. (2) Electronic Design Automation? The software tools engineers

More information

ASIC world. Start Specification Design Verification Layout Validation Finish

ASIC world. Start Specification Design Verification Layout Validation Finish AMS Verification Agenda ASIC world ASIC Industrial Facts Why Verification? Verification Overview Functional Verification Formal Verification Analog Verification Mixed-Signal Verification DFT Verification

More information

White Paper. The Case for Developing Custom Analog. Custom analog SoCs - real option for more product managers.

White Paper. The Case for Developing Custom Analog. Custom analog SoCs - real option for more product managers. The Case for Developing Custom Analog Custom analog SoCs - real option for more product managers. White Paper The contents of this document are owned or controlled by S3 Group and are protected under applicable

More information

EEM870 Embedded System and Experiment Lecture 2: Introduction to SoC Design

EEM870 Embedded System and Experiment Lecture 2: Introduction to SoC Design EEM870 Embedded System and Experiment Lecture 2: Introduction to SoC Design Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda

More information

The Microprocessor as a Microcosm:

The Microprocessor as a Microcosm: The Microprocessor as a Microcosm: A Hands-On Approach to VLSI Design Education David Harris David_Harris@hmc.edu November 2002 Harvey Mudd College Claremont, CA Outline Introduction Course Organization

More information

Optoelectronics Industry Perspective

Optoelectronics Industry Perspective Optoelectronics Industry Perspective Andrew Yang Consultant to University of California, Santa Barbara Solid State Technology Review November 19, 2002 About is a 60-member North America-based association

More information

Gen-2 SPEC Tester (System Power Extended Cycling) ELECOMP Capstone Design Project

Gen-2 SPEC Tester (System Power Extended Cycling) ELECOMP Capstone Design Project Gen-2 SPEC Tester (System Power Extended Cycling) ELECOMP Capstone Design Project 2018-2019 Sponsoring Company: Infineon Technologies Americas Corp. Rhode Island Design Center 200 Crossings Blvd, Suite

More information

Intel: Driving the Future of IT Technologies. Kevin C. Kahn Senior Fellow, Intel Labs Intel Corporation

Intel: Driving the Future of IT Technologies. Kevin C. Kahn Senior Fellow, Intel Labs Intel Corporation Research @ Intel: Driving the Future of IT Technologies Kevin C. Kahn Senior Fellow, Intel Labs Intel Corporation kp Intel Labs Mission To fuel Intel s growth, we deliver breakthrough technologies that

More information

A Test-Centric Approach to ASIC Development for MEMS

A Test-Centric Approach to ASIC Development for MEMS A Test-Centric Approach to ASIC Development for MEMS MÅRTEN VRÅNES DIRECTOR, CONSULTING SERVICES CONSULTING SERVICES GROUP MEMS JOURNAL, INC. C: 707.583.3711 MVRAANES@MEMSJOURNAL.COM 4 th Annual MTR Conference

More information

SoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd

SoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd SoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd 2 Agenda TSMC IP Ecosystem DDR Interfaces for SoCs Summary 3 TSMC Highlights Founded in 1987 The world's first dedicated semiconductor foundry

More information

Company Overview March 12, Company Overview. Tuesday, October 03, 2017

Company Overview March 12, Company Overview. Tuesday, October 03, 2017 Company Overview Tuesday, October 03, 2017 HISTORY 1987 2001 2008 2016 Company started to design and manufacture low-cost, highperformance IC packages. Focus on using advanced organic substrates to reduce

More information

WHITE PAPER. Photonic Integration

WHITE PAPER. Photonic Integration WHITE PAPER Photonic Integration In the world of microprocessors, we have seen tremendous increases in computational power with simultaneous decreases in cost and power consumption resulting from integration

More information

WHITE PAPER. Photonic Integration

WHITE PAPER. Photonic Integration WHITE PAPER Photonic Integration In the world of microprocessors, we have seen tremendous increases in computational power with simultaneous decreases in cost and power consumption resulting from integration

More information

How to build a startup without Venture Capital. Serge Bidnyk Director of R&D

How to build a startup without Venture Capital. Serge Bidnyk Director of R&D How to build a startup without Venture Capital Serge Bidnyk Director of R&D Global Optical Components Market In the late 1990 s, optical components were experiencing incredible growth No sign of any decrease

More information

Burn-in & Test Socket Workshop

Burn-in & Test Socket Workshop Burn-in & Test Socket Workshop IEEE March 4-7, 2001 Hilton Mesa Pavilion Hotel Mesa, Arizona IEEE COMPUTER SOCIETY Sponsored By The IEEE Computer Society Test Technology Technical Council COPYRIGHT NOTICE

More information

Accenture Texas. Delivering High Performance in Health & Public Service

Accenture Texas. Delivering High Performance in Health & Public Service Accenture Texas Delivering High Performance in Health & Public Service Global reach. Texas touch. Accenture is a global management consulting, technology services and outsourcing company, with more than

More information

Technology Leader For 100G And Beyond

Technology Leader For 100G And Beyond Technology Leader For 100G And Beyond Greg Dougherty Pete Mangan Needham Annual Growth Conference January 12, 2016 1 Safe Harbor Statement Forward-Looking Statements This presentation contains statements

More information

Embedded Quality for Test. Yervant Zorian LogicVision, Inc.

Embedded Quality for Test. Yervant Zorian LogicVision, Inc. Embedded Quality for Test Yervant Zorian LogicVision, Inc. Electronics Industry Achieved Successful Penetration in Diverse Domains Electronics Industry (cont( cont) Met User Quality Requirements satisfying

More information

Senior Director IT Infrastructure Development

Senior Director IT Infrastructure Development Senior Director IT Infrastructure Development University of Maryland Medical System has retained Kirby Partners to identify, qualify and present individuals for this position. This Position Profile is

More information

The COE Department. Sadiq M. Sait, Ph.D. Department of Computer Engineering

The COE Department. Sadiq M. Sait, Ph.D. Department of Computer Engineering The COE Department Sadiq M. Sait, Ph.D sadiq@kfupm.edu.sa Department of Computer Engineering College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals Dhahran, Saudi Arabia

More information

OEpic s Business Presentation

OEpic s Business Presentation OEpic s Business Presentation 10-40Gb/s InP OEICs OEpic, Inc. Sunnyvale, California June, 2001 OEpic s Vision Advanced EO / OE Integration Integrate the Best of Optical Components With Millimeter Wave

More information

Reflex Photonics Inc. The Light on Board Company. Document #: LA Rev 3.1 June 2009 Slide 1

Reflex Photonics Inc. The Light on Board Company. Document #: LA Rev 3.1 June 2009 Slide 1 Reflex Photonics Inc. The Light on Board Company Document #: LA-970-063-00 Rev 3.1 June 2009 Slide 1 Reflex Photonics Inc. Who are we? Reflex designs and builds integrated parallel electrical-to-optical

More information

CATALOG FOR BASE CONTRACT MAY 20 TH 2010 MAY 19 TH 2015 MICROCOM DESIGN, INC. GSA SCHEDULE 871 PROFESSIONAL ENGINEERING SERVICES (PES)

CATALOG FOR BASE CONTRACT MAY 20 TH 2010 MAY 19 TH 2015 MICROCOM DESIGN, INC. GSA SCHEDULE 871 PROFESSIONAL ENGINEERING SERVICES (PES) GSA SCHEDULE 871 PROFESSIONAL ENGINEERING SERVICES (PES) CONTRACT NO: 10948 C BEAVER DAM ROAD COCKEYSVILLE, MD 21030 PHONE: (410) 771-1070 FAX: (410) 771-0018 www.microcomdesign.com 1 of 1 TABLE OF CONTENTS

More information

Introduction to ICs and Transistor Fundamentals

Introduction to ICs and Transistor Fundamentals Introduction to ICs and Transistor Fundamentals A Brief History 1958: First integrated circuit Flip-flop using two transistors Built by Jack Kilby at Texas Instruments 2003 Intel Pentium 4 mprocessor (55

More information

SOLID-STATE AREA. Dr. Trevor Thornton. School of Electrical, Computer and Energy Engineering ARIZONA STATE UNIVERSITY THURSDAY, MARCH 20 TH

SOLID-STATE AREA. Dr. Trevor Thornton. School of Electrical, Computer and Energy Engineering ARIZONA STATE UNIVERSITY THURSDAY, MARCH 20 TH SOLID-STATE AREA Dr. Trevor Thornton THURSDAY, MARCH 20 TH School of Electrical, Computer and Energy Engineering ARIZONA STATE UNIVERSITY Electrical Engineering Power Radar, Antennas, Communications Computers

More information

Verizon Next Step Program Course Outline. Telecommunications Technology: Verizon

Verizon Next Step Program Course Outline. Telecommunications Technology: Verizon Verizon Next Step Program Course Outline Course Title: DIGITAL ELECTRONICS 2 Curriculum: Telecommunications Technology: Verizon Credit Hours: 4 Contact Hours: 4 Date of Revision: 9/16/03 Valid for F 03,

More information

The ECE Curriculum. Prof. Bruce H. Krogh Associate Dept. Head.

The ECE Curriculum. Prof. Bruce H. Krogh Associate Dept. Head. The ECE Curriculum Prof. Bruce H. Krogh Associate Dept. Head krogh@ece.cmu.edu 1 Freshman year ECE Core Courses 18-100 Introduction to Electrical and Computer Engineering physical devices analog circuits

More information

CMOS Testing: Part 1. Outline

CMOS Testing: Part 1. Outline CMOS Testing: Part 1 Introduction Fault models Stuck-line (single and multiple) Bridging Stuck-open Test pattern generation Combinational circuit test generation Sequential circuit test generation ECE

More information

Ahead of the CurrentTM

Ahead of the CurrentTM Ahead of the CurrentTM We Set The Standards For Our Industry. Rosendin Electric is the top-ranked private electrical contractor in the nation. We are committed to staying on the cutting edge of electrical

More information

Excellence. through Experience, Execution and Integrity

Excellence. through Experience, Execution and Integrity Excellence through Experience, Execution and Integrity Company Background In business for over 16 years Headquartered in Austin, Texas Founding Partners are Test Software & Hardware Engineers with 150+

More information

SCHOOL OF INFORMATION TECHNOLOGY, Christopher W. Smelser Carleton University and Algonquin College

SCHOOL OF INFORMATION TECHNOLOGY, Christopher W. Smelser Carleton University and Algonquin College SCHOOL OF INFORMATION TECHNOLOGY, 2016 Christopher W. Smelser Carleton University and Algonquin College A World of Light Photonics? Electronics e- e- e- e- Photonics Metal or Semiconductor Semiconductor

More information

Investing in Broadband Communications. Presented by Andrew Kau General Partner

Investing in Broadband Communications. Presented by Andrew Kau General Partner Investing in Broadband Communications Presented by Andrew Kau General Partner December 5, 2002 1 Equipment Vendor Balance Sheet Analysis USD M ALCATEL CISCO ERICSSON LUCENT MOTOROLA NOKIA NORTEL SIEMENS

More information

Figure 1. The IP network

Figure 1. The IP network Broadband access connections at data rates of 250 Kbits/sec or more will exert a profound impact on society. Broadband access is the key to the convergence of communication, computers, and consumer applications

More information

CEL combines the agility of a start-up with the technology of a semiconductor giant to deliver components that keep you competitive.

CEL combines the agility of a start-up with the technology of a semiconductor giant to deliver components that keep you competitive. B u i l d i n g B lo c k s f o r a B u s y Wo r l d CEL combines the agility of a start-up with the technology of a semiconductor giant to deliver components that keep you competitive. Incorporated in

More information

DATES OF NEXT EVENT: Conference: June 4 8, 2007 Exhibits: June 4 7, 2007 San Diego Convention Center, San Diego, CA

DATES OF NEXT EVENT: Conference: June 4 8, 2007 Exhibits: June 4 7, 2007 San Diego Convention Center, San Diego, CA EVENT AUDIT DATES OF EVENT: Conference: July 24 28, 2006 Exhibits: July 24 27, 2006 LOCATION: Moscone Center, San Francisco, CA EVENT PRODUCER/MANAGER: Company Name: Association for Computing Machinery

More information

DFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group

DFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group I N V E N T I V E DFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group Moore s Law & More : Tall And Thin More than Moore: Diversification Moore s

More information

FOUNDRY SERVICES. RF & mm-wave Applications. 1GHz 2GHz 5GHz 10GHz 20GHz 50GHz 100GHz

FOUNDRY SERVICES. RF & mm-wave Applications. 1GHz 2GHz 5GHz 10GHz 20GHz 50GHz 100GHz FOUNDRY SERVICES UMS has developed a proven family of GaAs based processes for high performance low noise and high power MMICs. These processes are extensively used by foundry customers and by UMS to offer

More information

Mission. Values. Objectives. Continuously implement cost control procedures

Mission. Values. Objectives. Continuously implement cost control procedures Skyworks Mexicali The Skyworks Promise Skyworks design and manufacturing facility in Mexicali, Mexico, provides assembly, test and finishing services for a wide portfolio of semiconductor solutions. We

More information

Who We Are. Positions Available

Who We Are. Positions Available Who We Are Consumer Experience Design (CXD) is an organization within Motorola s Personal Communications Sector (PCS). We employ a user-centered design approach in order to optimize business strategies,

More information

The Fujitsu ASIC Platform:

The Fujitsu ASIC Platform: : Combining Engineering Expertise with Best-in-Class Tools and Process Technology to Deliver Cost-Efficient Custom Silicon TECHNOLOGY BACKGROUNDER Introduction Advanced ASIC (Application Specific Integrated

More information

Digital Design Methodology (Revisited) Design Methodology: Big Picture

Digital Design Methodology (Revisited) Design Methodology: Big Picture Digital Design Methodology (Revisited) Design Methodology Design Specification Verification Synthesis Technology Options Full Custom VLSI Standard Cell ASIC FPGA CS 150 Fall 2005 - Lec #25 Design Methodology

More information

COEN-4730 Computer Architecture Lecture 12. Testing and Design for Testability (focus: processors)

COEN-4730 Computer Architecture Lecture 12. Testing and Design for Testability (focus: processors) 1 COEN-4730 Computer Architecture Lecture 12 Testing and Design for Testability (focus: processors) Cristinel Ababei Dept. of Electrical and Computer Engineering Marquette University 1 Outline Testing

More information

Integrated Circuit Design Using. Open Cores and Design Tools. Martha SaloméLópez de la Fuente

Integrated Circuit Design Using. Open Cores and Design Tools. Martha SaloméLópez de la Fuente Integrated Circuit Design Using Open Cores and Design Tools Martha SaloméLópez de la Fuente Science Publishing Group 548 Fashion Avenue New York, NY 10018 www.sciencepublishinggroup.com Published by Science

More information

TABLE OF CONTENTS III. Section 1. Executive Summary

TABLE OF CONTENTS III. Section 1. Executive Summary Section 1. Executive Summary... 1-1 Section 2. Global IC Industry Outlook and Cycles... 2-1 IC Insights' Forecast Methodology... 2-1 Overview... 2-1 Worldwide GDP... 2-1 Electronic System Sales... 2-2

More information

INFORMATION TECHNOLOGY NETWORK ENGINEER I (7961) INFORMATION TECHNOLOGY NETWORK ENGINEER II (7962)

INFORMATION TECHNOLOGY NETWORK ENGINEER I (7961) INFORMATION TECHNOLOGY NETWORK ENGINEER II (7962) Class Code: 7961 & 7962 Revised: 02-04-14 Established: 04-01-11 INFORMATION TECHNOLOGY NETWORK ENGINEER I (7961) INFORMATION TECHNOLOGY NETWORK ENGINEER II (7962) DEFINITION Performs professional duties

More information

Mixed Signal Verification of an FPGA-Embedded DDR3 SDRAM Memory Controller using ADMS

Mixed Signal Verification of an FPGA-Embedded DDR3 SDRAM Memory Controller using ADMS Mixed Signal Verification of an FPGA-Embedded DDR3 SDRAM Memory Controller using ADMS Arch Zaliznyak 1, Malik Kabani 1, John Lam 1, Chong Lee 1, Jay Madiraju 2 1. Altera Corporation 2. Mentor Graphics

More information

Digital Design Methodology

Digital Design Methodology Digital Design Methodology Prof. Soo-Ik Chae Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008, John Wiley 1-1 Digital Design Methodology (Added) Design Methodology Design Specification

More information

Driving 3D Chip and Circuit Board Test Into High Gear

Driving 3D Chip and Circuit Board Test Into High Gear Driving 3D Chip and Circuit Board Test Into High Gear Al Crouch ASSET InterTech, Inc. Emerging Standards and 3D Chip Test Taken independently, the pending ratification of one IEEE standard and the recent

More information

Interconnect Challenges in a Many Core Compute Environment. Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp

Interconnect Challenges in a Many Core Compute Environment. Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp Interconnect Challenges in a Many Core Compute Environment Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp Agenda Microprocessor general trends Implications Tradeoffs Summary

More information

Externship Art Institute and Blue Bug Graphic Design. By Suzanne Dean Graphic Arts Teacher

Externship Art Institute and Blue Bug Graphic Design. By Suzanne Dean Graphic Arts Teacher Externship Art Institute and Blue Bug Graphic Design By Suzanne Dean Graphic Arts Teacher Dates of Externship Art Institute Orange County 2/2/09 2/25/09 4/28/09 Blue Bug Graphic Design 4/6/09 4/7/09 Industry

More information

City College of San Francisco

City College of San Francisco City College of San Francisco Collaborations to Advance ICT Education March 12-14, 2007 La Jolla, CA cenic07.cenic.org Presented By Tim Ryan Network Manager & ICONS Co-Principal Investigator tryan@ccsf.edu

More information

Lab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation

Lab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation Course Goals Lab Understand key components in VLSI designs Become familiar with design tools (Cadence) Understand design flows Understand behavioral, structural, and physical specifications Be able to

More information

Basic Components of Digital Computer

Basic Components of Digital Computer Digital Integrated Circuits & Microcontrollers Sl. Mihnea UDREA, mihnea@comm.pub.ro Conf. Mihai i STANCIU, ms@elcom.pub.ro 1 Basic Components of Digital Computer CPU (Central Processing Unit) Control and

More information

Mixed-Signal. From ICs to Systems. Mixed-Signal solutions from Aeroflex Colorado Springs. Standard products. Custom ASICs. Mixed-Signal modules

Mixed-Signal. From ICs to Systems. Mixed-Signal solutions from Aeroflex Colorado Springs. Standard products. Custom ASICs. Mixed-Signal modules A passion for performance. Mixed-Signal solutions from Aeroflex Colorado Springs Standard products Custom ASICs Mixed-Signal modules Circuit card assemblies Mixed-Signal From ICs to Systems RadHard ASICs

More information

Expanding IEEE Std Boundary-Scan Architecture Beyond Manufacturing Test of Printed Circuit Board Assembly

Expanding IEEE Std Boundary-Scan Architecture Beyond Manufacturing Test of Printed Circuit Board Assembly Expanding IEEE Std 1149.1 Boundary-Scan Architecture Beyond Manufacturing Test of Printed Circuit Board Assembly Jun Balangue Keysight Technologies Singapore Jun_balangue@keysight.com Abstract This paper

More information

SALARY: $101,275 $123,100 ANNUALLY DOE/DOQ Plus 5% for a Master s degree

SALARY: $101,275 $123,100 ANNUALLY DOE/DOQ Plus 5% for a Master s degree City of Santa Maria Shape your career while shaping your community. CAREER OPPORTUNITY FOR TWO NETWORK ENGINEERS/SUPERVISORS SALARY: $101,275 $123,100 ANNUALLY DOE/DOQ Plus 5% for a Master s degree The

More information

Actel s SX Family of FPGAs: A New Architecture for High-Performance Designs

Actel s SX Family of FPGAs: A New Architecture for High-Performance Designs Actel s SX Family of FPGAs: A New Architecture for High-Performance Designs A Technology Backgrounder Actel Corporation 955 East Arques Avenue Sunnyvale, California 94086 April 20, 1998 Page 2 Actel Corporation

More information

Nex t MADE IN JAPAN. Copyright 2003 Hitachi Global Storage Technologies

Nex t MADE IN JAPAN. Copyright 2003 Hitachi Global Storage Technologies Nex t MADE IN JAPAN. 1 HDD Business Strategy Toward The No.1 HDD Supplier In The World Jun Naruse Chief Executive Officer Hitachi Global Storage Technologies June 12, 2003 Contents 1 2 3 4 5 Market Trends

More information

BEng (Hons) Electronic and Communication Engineering - E431 (Under Review)

BEng (Hons) Electronic and Communication Engineering - E431 (Under Review) BEng (Hons) Electronic and Communication Engineering - E431 (Under Review) 1. Introduction The field of Electronic and Communication Engineering is one that currently evolves at an extremely fast rate.

More information

Nanometer technologies enable higher-frequency designs

Nanometer technologies enable higher-frequency designs By Ron Press & Jeff Boyer Easily Implement PLL Clock Switching for At-Speed Test By taking advantage of pattern-generation features, a simple logic design can utilize phase-locked-loop clocks for accurate

More information

ECE520 VLSI Design. Lecture 1: Introduction to VLSI Technology. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 1: Introduction to VLSI Technology. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 1: Introduction to VLSI Technology Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Course Objectives

More information

Introducing the FX-14 ASIC Design System. Embargoed until November 10, 2015

Introducing the FX-14 ASIC Design System. Embargoed until November 10, 2015 Introducing the FX-14 ASIC Design System Embargoed until November 10, 2015 Market Forces Are Driving Need for a New Breed of Semiconductor By 2019: Bandwidth Roughly one million minutes of video will cross

More information

VLSI Test System. The Most Cost Effective Solution for Next Generation Cost Sensitive Devices

VLSI Test System. The Most Cost Effective Solution for Next Generation Cost Sensitive Devices VLSI Test System The Most Cost Effective Solution for Next Generation Cost Sensitive Devices W o r k i n g o n B e t t e r s o l u t i o n s Chroma 3600 VLSI Test System We provide the solutions for testing

More information

R&D TECHNOLOGY DRIVING INNOVATION. Samsung Semiconductor, Inc. SAMSUNG SEMICONDUCTOR, INC. 1

R&D TECHNOLOGY DRIVING INNOVATION. Samsung Semiconductor, Inc. SAMSUNG SEMICONDUCTOR, INC. 1 R&D TECHNOLOGY DRIVING INNOVATION Samsung Semiconductor, Inc. SAMSUNG SEMICONDUCTOR, INC. 1 R&D & CORE COMPONENTS _ SAMSUNG is the world s largest memory chip and display maker, as well as the second largest

More information

MEMORY TEST AND REPAIR SOLUTION FOR ARM PROCESSOR CORES STEVE PATERAS JANUARY 2011

MEMORY TEST AND REPAIR SOLUTION FOR ARM PROCESSOR CORES STEVE PATERAS JANUARY 2011 MEMORY TEST AND REPAIR SOLUTION FOR ARM PROCESSOR CORES STEVE PATERAS JANUARY 2011 S I L I C O N T E S T A N D Y I E L D A N A L Y S I S W H I T E P A P E R w w w. m e n t o r. c o m Many large systems-on-chip

More information

Fab Investment Outlook Foundry, Memory and LED. Clark Tseng, Sr. Research Manager, SEMI Vietnam Semiconductor Strategy Summit September 16-17, 20214

Fab Investment Outlook Foundry, Memory and LED. Clark Tseng, Sr. Research Manager, SEMI Vietnam Semiconductor Strategy Summit September 16-17, 20214 Fab Investment Outlook Foundry, Memory and LED Clark Tseng, Sr. Research Manager, SEMI Vietnam Semiconductor Strategy Summit September 16-17, 20214 Outline Fab Investment & Capacity Trend Memory and Foundry

More information

EOS/ESD ASSOCIATION, INC., TUTORIAL. November 7-9, 2018

EOS/ESD ASSOCIATION, INC., TUTORIAL. November 7-9, 2018 November 7th FC220: Device Technology & Failure for the Program Manager Terry Welsher, Dangelmayer Associates, LLC This tutorial provides an overview of the device technology used to provide ESD protection,

More information

UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163

UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163 UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163 LEARNING OUTCOMES 4.1 DESIGN METHODOLOGY By the end of this unit, student should be able to: 1. Explain the design methodology for integrated circuit.

More information

Digital Integrated Circuits

Digital Integrated Circuits Digital Integrated Circuits Lecture Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University Design/manufacture Process Chung EPC655 2 Design/manufacture Process Chung EPC655 3 Layout

More information

PELLISSIPPI STATE TECHNICAL COMMUNITY COLLEGE MASTER SYLLABUS A+ CERTIFICATION PREPARATION CST 2730

PELLISSIPPI STATE TECHNICAL COMMUNITY COLLEGE MASTER SYLLABUS A+ CERTIFICATION PREPARATION CST 2730 PELLISSIPPI STATE TECHNICAL COMMUNITY COLLEGE MASTER SYLLABUS A+ CERTIFICATION PREPARATION CST 2730 Class Hours: 3.0 Credit Hours: 4.0 Laboratory Hours: 3.0 Date Revised: Spring 00 NOTE: This course is

More information

Fujitsu SOC Fujitsu Microelectronics America, Inc.

Fujitsu SOC Fujitsu Microelectronics America, Inc. Fujitsu SOC 1 Overview Fujitsu SOC The Fujitsu Advantage Fujitsu Solution Platform IPWare Library Example of SOC Engagement Model Methodology and Tools 2 SDRAM Raptor AHB IP Controller Flas h DM A Controller

More information

**The Florida Lottery is not a State Personnel System Employer** TECHNICAL ANALYST II - POSITION NUMBER

**The Florida Lottery is not a State Personnel System Employer** TECHNICAL ANALYST II - POSITION NUMBER TECHNICAL ANALYST II Req No: 36000206-51187844-20140327120006 Working Title: TECHNICAL ANALYST II Broadband/Class Code: 319516 Position Number: 36000206 Annual Salary Range: $53,293.68 - $101,352.58 Announcement

More information

Integrated Optical Devices

Integrated Optical Devices Integrated Optical Devices May 2018 Integrated Optical Devices 2017 a good year for Silicon Photonics, a fantastic year for integrated InP and GaAs optics Source: Luxtera with text added by LightCounting

More information

November 11, 2009 Chang Kim ( 김창식 )

November 11, 2009 Chang Kim ( 김창식 ) Test Cost Challenges November 11, 2009 Chang Kim ( 김창식 ) 1 2 Where we are!!! Number of Die per wafer exponentially increasing!! Bigger Wafer Diameter 150mm 200mm 300mm 450mm 2000 2005 2010 2015 1985 1990

More information

INTERNAL RECRUITMENT: SYSTEMS ADMINISTRATOR APPLICATION DEADLINE: JANUARY 7, 5 PM

INTERNAL RECRUITMENT: SYSTEMS ADMINISTRATOR APPLICATION DEADLINE: JANUARY 7, 5 PM INTERNAL RECRUITMENT: SYSTEMS ADMINISTRATOR APPLICATION DEADLINE: JANUARY 7, 2019 @ 5 PM About the Position Under the general direction of the IT Manager, the position is a technical specialist who defines

More information

Embedded Hardware and Software

Embedded Hardware and Software Embedded Hardware and Software Saved by a Common Language? Nithya A. Ruff, Director, Product Marketing 10/11/2012, Toronto Synopsys 2012 1 Synopsys Industry Leadership $1,800 $1,600 $1,400 $1,200 $1,000

More information

Putting Curves in an Orthogonal World

Putting Curves in an Orthogonal World Putting Curves in an Orthogonal World Extending the EDA Flow to Support Integrated Photonics Masahiro Shiina October 2018 Traditional IC Design Designers & tool developers have lived in a orthogonal world

More information