Xilinx IBIS Model Quality Update. David Banas, Sr. Staff Applications Engineer IBIS Summit DesignCon 2009 Santa Clara, CA February 5, 2009

Size: px
Start display at page:

Download "Xilinx IBIS Model Quality Update. David Banas, Sr. Staff Applications Engineer IBIS Summit DesignCon 2009 Santa Clara, CA February 5, 2009"

Transcription

1 David Banas, Sr. Staff Applications Engineer IBIS Summit DesignCon 2009 Santa Clara, CA February 5, 2009

2 Correlation to Spice models Correlation to bench measurements Virtex-5 model IQS conformance New activities Xilinx IBIS Quality Update 2

3 Correlation to Spice models Improved s2ibis extraction procedure s2ibis tool (Default) HSpice Simulation 100-pt. Extraction IBIS Table Formulation s2ibis tool (Xilinx) Modeling Group HSpice Simulation 1,000-pt. Extraction IBIS Table Formulation Finer granularity yields smoother curves and better correlation. Xilinx IBIS Quality Update 3

4 Correlation to Spice models Automation of correlation testing do_sims.pl Perl script that governs the process of fetching, patching, and running the standard I/O Spice models, for a given set of standards, in order to make automated IBIS vs. Spice comparison measurements. do_patch Bash shell script that does the actual patching of the Spice decks. get_results.pl Perl script that fetches the results of the Spice simulations run by do_sims.pl, and reformats them into *.CSV format for import into MSExcel. Automation has saved much time and prevented many errors. Xilinx IBIS Quality Update 4

5 Correlation to Spice models for virtex5.ibs v1.9 Histogram of Errors by Metric for Different Error Thresholds 63 tests performed. (21 standards w/ 3 PVT corners ea.) # of Errors % 6% 7% 0 fall rise hi Waveform Metric lo duty 10% 9% 8% Error Threshold Xilinx IBIS Quality Update 5

6 Correlation to Spice models for virtex5.ibs v2.6 Histogram of Errors by Metric for Different Error Thresholds 63 tests performed. (21 standards w/ 3 PVT corners ea.) # of Errors % 6% 7% 0 fall rise hi Waveform Metric lo duty 10% 9% 8% Error Threshold Showing improved correlation to Spice models. Questions? Xilinx IBIS Quality Update 6

7 Correlation to Spice models Correlation to bench measurements V5 model IQS conformance New activities Xilinx IBIS Quality Update 7

8 Correlation to bench measurements - Methodology IBIS-to-Spice: IBIS Value <metric> Report the discrepancy. Spice Value IBIS-to-Bench: IBIS Window <metric> margin Bench Range Check that bench range falls within IBIS window. Two fundamentally different methodologies are used. Xilinx IBIS Quality Update 8

9 Correlation to bench measurements - Results With the exception of the large positive outliers, this histogram is ideal. Xilinx IBIS Quality Update 9

10 Correlation to bench measurements - Results Negative LOW margins indicate that silicon is FASTER than the model. Xilinx IBIS Quality Update 10

11 Correlation to bench measurements - Results Negative HIGH margins indicate that silicon is SLOWER than the model. Xilinx IBIS Quality Update 11

12 Correlation to bench measurements - Results Again, none of the offenders are high speed standards. Xilinx IBIS Quality Update 12

13 Correlation to bench measurements - Results Questions? Xilinx IBIS Quality Update 13

14 Correlation to Spice models Correlation to bench measurements V5 model IQS conformance New activities Xilinx IBIS Quality Update 14

15 IQS conformance The new standard ( v1.1 ) defines 5 levels: IQ0 - No checking at all. IQ1 - Passes IBISCHK without errors or unexplained warnings. IQ2 - IQ1 + data for basic simulation checked. IQ3 - IQ2 + data for timing analysis checked IQ4 - IQ3 + data for power analysis checked and 4 modifiers: M - correlated against hardware measurements S - correlated against Spice simulation G - Has golden waveforms. X - Has exceptions, commented in file. Xilinx IBIS Quality Update 15

16 IQS conformance According to IQS v1.1ah, our current Virtex-5 IBIS models file qualifies as IQ3SM: IQ3) We pass all requirements, up to and including the new level 3 checks. S ) We have correlated against Spice. M ) We have correlated against bench measurements. Xilinx IBIS Quality Update 16

17 IQS conformance Questions? Xilinx IBIS Quality Update 17

18 Correlation to Spice models Correlation to bench measurements V5 model IQS conformance New activities Xilinx IBIS Quality Update 18

19 New activities release report automation Hyperlinks to report sections. Tool version/label identified. File name and version identified. Results of parser run. Xilinx IBIS Quality Update 19

20 New activities release report automation Tool version/label identified. Simulation model shown, for reference. Meaning of tabulated data is explained. Per-standard data, with large discrepancies highlighted in red. Xilinx IBIS Quality Update 20

21 New activities release report automation Simulation models shown, with relevant standards identified. Xilinx IBIS Quality Update 21

22 New activities release report automation Meaning of tabulated data is explained. Per-standard data, with negative margins highlighted in red. Xilinx IBIS Quality Update 22

23 New Activities Questions? Xilinx IBIS Quality Update 23

A Tour of the IBIS Quality Specification DesignCon East IBIS Summit April 5, 2004

A Tour of the IBIS Quality Specification DesignCon East IBIS Summit April 5, 2004 A Tour of the IBIS Quality Specification DesignCon East IBIS Summit April 5, 2004 Robert Haller rhaller@sisoft.com Signal Integrity Software, Inc. 6 Clock Tower Place Suite 250 Maynard MA. 01754 978-461

More information

IBIS PDN Feature Studies

IBIS PDN Feature Studies IBIS PDN Feature Studies Randy Wolff Micron Technology Lance Wang IO Methodology DAC IBIS Summit San Diego, CA, USA based on 2011 European IBIS Summit presentation and updates 2010 Micron Technology, Inc.

More information

IBIS Model Validation Review. Lance Wang IBIS Asian Summit 2012 Nov. 16, 2012 Yokohama, Japan

IBIS Model Validation Review. Lance Wang IBIS Asian Summit 2012 Nov. 16, 2012 Yokohama, Japan IBIS Model Validation Review Lance Wang lwang@iometh.com IBIS Asian Summit 2012 Nov. 16, 2012 Yokohama, Japan TM Outlines Motivation History Method Review Common Mistakes Conclusion 2006-2012 IO Methodology

More information

Modeling Pre/de-emphasis buffers with [Driver Schedule]

Modeling Pre/de-emphasis buffers with [Driver Schedule] Modeling Pre/de-emphasis buffers with [Driver Schedule] IBIS Summit at DesignCon 2005 Santa Clara Convention Center, CA January 31, 2005 Arpad Muranyi Signal Integrity Engineering Intel Corporation arpad.muranyi@intel.com

More information

Modeling DDR3 with IBIS

Modeling DDR3 with IBIS Modeling DDR3 with IBIS Randy Wolff, Micron Technology DesignCon 2008 IBIS Summit Products are warranted only to meet Micron s production data sheet specifications. Information, products and/or specifications

More information

IBIS Quality Review. IBIS Summit Meeting Design Automation Conference, San Francisco, California, July 28, 2009

IBIS Quality Review. IBIS Summit Meeting Design Automation Conference, San Francisco, California, July 28, 2009 IBIS Summit Meeting Design Automation Conference, San Francisco, California, July 28, 2009 IBIS Quality Review A status review of the IBIS Quality specification Mike LaBonte, Cisco Systems (Presented by

More information

AN-715 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA Tel: 781/ Fax: 781/

AN-715 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA Tel: 781/ Fax: 781/ APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781/329-4700 Fax: 781/326-8703 www.analog.com A First Approach to IBIS Models: What They Are and How They Are Generated by

More information

IBIS Summit A Critique of IBIS Models Available for Download on the Web Part I. Jim Bell, SiQual Inc.

IBIS Summit A Critique of IBIS Models Available for Download on the Web Part I. Jim Bell, SiQual Inc. IBIS Summit 2002 A Critique of IBIS Models Available for Download on the Web Part I Jim Bell, SiQual Inc. jim@siqual.com Dan Grogan, SiQual Inc. dan@siqual.com IBIS Model Review Project Project Goals Scope

More information

A Tale of Two Parsers

A Tale of Two Parsers Page 1 A Tale of Two Parsers Bob Ross DesignCon 2012 IBIS Summit Santa Clara, California February 2, 2012 bob@teraspeed.com (Some content given at Asian Summits Nov. 15, 18, 21, 2011) 2012Teraspeed Consulting

More information

Update on IBISCHK6 V6.1.3 and Executable Model File Checking

Update on IBISCHK6 V6.1.3 and Executable Model File Checking Update on IBISCHK6 V6.1.3 and Executable Model File Checking Bob Ross, Teraspeed Labs bob@teraspeedlabs.com DesignCon IBIS Summit Santa Clara, California February 3, 2017 (Updated from November 8, 11,

More information

SerDes Modeling: Demonstrating IBIS-AMI Model Interoperability

SerDes Modeling: Demonstrating IBIS-AMI Model Interoperability SerDes Modeling: Demonstrating IBIS-AMI Model Interoperability Todd Westerhoff, SiSoft twesterh@sisoft.com IBIS Summit @ DesignCon 2008 Santa Clara, CA February 7, 2008 Signal Integrity Software, Inc.

More information

Validating and Using IBIS Files

Validating and Using IBIS Files National Semiconductor Corp. Interface Products Group Overview The IBIS (Input/Output Buffer Information Specification) behavioral model is widely used for high- and faster, speed designs to evaluate Signal

More information

Using Python to Debug IBIS-AMI Models. David Banas IBIS Summit at DesignCon 2013 January 31, 2013 Santa Clara Convention Center

Using Python to Debug IBIS-AMI Models. David Banas IBIS Summit at DesignCon 2013 January 31, 2013 Santa Clara Convention Center Using Python to Debug IBIS-AMI Models David Banas IBIS Summit at DesignCon 2013 January 31, 2013 Santa Clara Convention Center Our Current Options for Debugging IBIS-AMI Models Run a full blown, GUI based

More information

A New Method For Developing IBIS-AMI Models

A New Method For Developing IBIS-AMI Models A New Method For Developing IBIS-AMI Models Hongtao Zhang, hongtao@xilinx.com John Baprawski, john.baprawski@gmail.com Pegah Alavi, pegah_alavi@keysight.com Geoff Zhang, geoffz@xilinx.com Executive Summary

More information

IBIS-AMI Model Simulations Over Six EDA Platforms

IBIS-AMI Model Simulations Over Six EDA Platforms IBIS-AMI Model Simulations Over Six EDA Platforms Romi Mayder, romi.mayder@xilinx.com Ivan Madrigal, ivan.madrigal@xilinx.com Brandon Jiao, brandon.jiao@xilinx.com Hongtao Zhang, hongtao.zhang@xilinx.com

More information

IBIS QUALITY SPECIFICATION

IBIS QUALITY SPECIFICATION IBIS QUALITY SPECIFICATION Version 2.0 Ratified October 30, 2009 IBIS Quality Specification Version 2.0 page 1 Purpose This document is a specification covering a methodology to enhance the quality of

More information

Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes

Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes Data Sheet Features of the EZJIT Plus software that optimize jitter analysis include: Easy-to-use jitter

More information

Conditional Expressions in IBIS-AMI

Conditional Expressions in IBIS-AMI Adge Hawes Development Architect, IBM 4 February 2010 Conditional Expressions in IBIS-AMI IBIS Summit, DesignCon 2010, Santa Clara, California The Need for Conditional Expressions AMI Configuration data

More information

Reduce Your System Power Consumption with Altera FPGAs Altera Corporation Public

Reduce Your System Power Consumption with Altera FPGAs Altera Corporation Public Reduce Your System Power Consumption with Altera FPGAs Agenda Benefits of lower power in systems Stratix III power technology Cyclone III power Quartus II power optimization and estimation tools Summary

More information

IBIS Model Process For High-Speed LVDS Interface Products

IBIS Model Process For High-Speed LVDS Interface Products IBIS Model Process For High-Speed LVDS Interface Products National Semiconductor Corp. Interface Products Group Overview With high-speed system designs becoming faster and more complicated, the need to

More information

IBIS-AMI: Assumptions, Terminology & Analytical Flows

IBIS-AMI: Assumptions, Terminology & Analytical Flows IBIS-AMI: Assumptions, Terminology & Analytical Flows Walter Katz (wkatz@sisoft.com) Mike Steinberger (msteinb@sisoft.com) Todd Westerhoff (twesterh@sisoft.com) SiSoft DesignCon IBIS Summit February 3,

More information

Sensitivity Analysis of IBIS-parameters with HSPICE

Sensitivity Analysis of IBIS-parameters with HSPICE Sensitivity Analysis of IBIS-parameters with HSPICE Manfred Maurer Email: manfred.maurer@siemens.com DATE 2004 IBIS Summit Meeting Paris 2004 Overview Motivation Sensitivity analysis main focus of the

More information

Concerns when applying Channel Simulation to DDR4 Interface

Concerns when applying Channel Simulation to DDR4 Interface Concerns when applying Channel Simulation to DDR4 Interface Masaki Kirinaka mkirinaka@jp.fujitsu.com Akiko Tsukada tsukada.akiko@jp.fujitsu.com FUJITSU INTERCONNECT TECHNOLOGIES LIMITED Asian IBIS Summit

More information

A VHDL-AMS true differential buffer model using IBIS v3.2 data

A VHDL-AMS true differential buffer model using IBIS v3.2 data A VHDL-AMS true differential buffer model using IBIS v3.2 data IBIS Summit at DesignCon 2004 Santa Clara Convention Center, CA February 2, 2004 Arpad Muranyi Signal Integrity Engineering Intel Corporation

More information

SPISim1. SPISim Modeling Suite. IBIS, IBIS-AMI model generation and general modeling

SPISim1. SPISim Modeling Suite. IBIS, IBIS-AMI model generation and general modeling SPISim1 SPISim Modeling Suite IBIS, IBIS-AMI model generation and general modeling SPISim EDA expertise in Signal, Power Integrity and Simulation EDA focusing on SI and PI: SPISim is an EDA company specialized

More information

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement Todd Westerhoff (SiSoft) Mike Steinberger (SiSoft) Walter Katz (SiSoft) Barry Katz (SiSoft) Adge Hawes (IBM) Kent

More information

1999 High Performance Systems Design Conference

1999 High Performance Systems Design Conference ON99. 1999 High Performance Systems Design Conference 66 MHz Simulation Goal ON9999 As many slots as possible while maintaining system reliability! 66 MHz CompactPCI Considerations Complete Compatibility

More information

Simulation and Modeling for Signal Integrity and EMC

Simulation and Modeling for Signal Integrity and EMC Simulation and Modeling for Signal Integrity and EMC Lynne Green Sr. Member of Consulting Staff Cadence Design Systems, Inc. 320 120th Ave NE Bellevue, WA 98005 USA (425) 990-1288 http://www.cadence.com

More information

IBIS FORUM I/O BUFFER MODELING COOKBOOK

IBIS FORUM I/O BUFFER MODELING COOKBOOK IBIS FORUM I/O BUFFER MODELING COOKBOOK Revision 2.0X (under development) Prepared By: The IBIS Open Forum Senior Editor: Stephen Peters Intel Corp. Sept 24, 1997 * Trademarks are the properties of their

More information

Using DATA Files for IBIS-AMI Models. Lance Wang DesignCon IBIS Summit Santa Clara, CA, USA Feburary 3 rd, 2017

Using DATA Files for IBIS-AMI Models. Lance Wang DesignCon IBIS Summit Santa Clara, CA, USA Feburary 3 rd, 2017 Using DATA Files for IBIS-AMI Models Lance Wang DesignCon IBIS Summit Santa Clara, CA, USA Feburary 3 rd, 2017 TM Outline Motivation Platform/OS dependent DLL, SO Using DATA Files for AMI models The advantages

More information

PARAMETER SYMBOL MIN MAX Address Access Time

PARAMETER SYMBOL MIN MAX Address Access Time TECHNICAL NOTE TN-00-17 TIMING SPECIFICATION DERATING FOR HIGH CAPACITANCE OUTPUT LOADING Introduction Memory systems are varied in the number of controllers, memory, and other devices that may share a

More information

Spice Subcircuit Support for Serial Link Channel Design Using IBIS [External Model]

Spice Subcircuit Support for Serial Link Channel Design Using IBIS [External Model] Spice Subcircuit Support for Serial Link Channel Design Using IBIS [External Model] IBIS Summit Asian IBIS Summit, November 9, 2010 Xiaoqing Dong, Huawei Technologies Shenzhen Zhangmin Zhong, Sigrity Ken

More information

I/O Simulations Using HSPICE Writer

I/O Simulations Using HSPICE Writer I/O Simulations Using HSPICE Writer June 2006, ver. 1.0 Application Note 424 Introduction As edge rates and I/O speeds increase, traditional I/O design methodology (such as those methods that use approximate

More information

Custom WaveView ADV Complete Transistor-Level Analysis and Debugging Environment

Custom WaveView ADV Complete Transistor-Level Analysis and Debugging Environment Datasheet Custom WaveView ADV Complete Transistor-Level Analysis and Debugging Environment Overview Custom WaveView ADV provides a complete transistorlevel analysis and debugging environment for pre-processing

More information

Touchstone Syntax for Versions 1.0 and 2.0

Touchstone Syntax for Versions 1.0 and 2.0 Touchstone Syntax for Versions 1.0 and 2.0 Bob Ross IBIS Summit Meeting DesignCon 2008 Santa Clara, California February 7, 2008 Page 1 Background Touchstone issued in 1984 by EEsof (now part of Agilent

More information

Fall 2012 Points: 35 pts. Consider the following snip it from Section 3.4 of our textbook. Data Description

Fall 2012 Points: 35 pts. Consider the following snip it from Section 3.4 of our textbook. Data Description STAT 360: HW #4 Fall 2012 Points: 35 pts Name: SOLUTION Consider the following snip it from Section 3.4 of our textbook. Data Description The data are haystack measurements taken in Nebraska in 1927 and

More information

idrm: Fixing the broken interface between design and manufacturing

idrm: Fixing the broken interface between design and manufacturing idrm: Fixing the broken interface between design and manufacturing Abstract Sage Design Automation, Inc. Santa Clara, California, USA This paper reviews the industry practice of using the design rule manual

More information

A Beginner s Guide to SerDes and AMI Modeling. Todd Westerhoff, SiSoft Corey Mathis, MathWorks

A Beginner s Guide to SerDes and AMI Modeling. Todd Westerhoff, SiSoft Corey Mathis, MathWorks A Beginner s Guide to SerDes and AMI Modeling Todd Westerhoff, SiSoft Corey Mathis, MathWorks SPEAKERS Corey Mathis Industry Marketing Manager, MathWorks Corey.Mathis@mathworks.com, www.mathworks.com Corey

More information

Analog IC Simulation. Mentor Graphics 2006

Analog IC Simulation. Mentor Graphics 2006 Analog IC Simulation Mentor Graphics 2006 Santa Clara University Department of Electrical Engineering Date of Last Revision: March 29, 2007 Table of Contents 1. Objective... 3 2. Basic Test Circuit Creation...

More information

A Novel Methodology to Debug Leakage Power Issues in Silicon- A Mobile SoC Ramp Production Case Study

A Novel Methodology to Debug Leakage Power Issues in Silicon- A Mobile SoC Ramp Production Case Study A Novel Methodology to Debug Leakage Power Issues in Silicon- A Mobile SoC Ramp Production Case Study Ravi Arora Co-Founder & CTO, Graphene Semiconductors India Pvt Ltd, India ABSTRACT: As the world is

More information

Effective Signal Integrity Analysis using IBIS Models

Effective Signal Integrity Analysis using IBIS Models Effective Signal Integrity Analysis using IBIS Models Syed B. Huq Cisco Systems, Inc 2000 High-Performance System Design Conference 1 Abstract Authors/Speakers IBIS models are being widely used in various

More information

The Need for Standardization in the Enterprise SSD Product Segment

The Need for Standardization in the Enterprise SSD Product Segment The Need for Standardization in the Enterprise SSD Product Segment James Gathman, Adam McPadden and Gary Tressler IBM Corporation Santa Clara, CA Agenda The Need for Standardization in the Enterprise SSD

More information

KANRI DISTANCE CALCULATOR. User Guide v2.4.9

KANRI DISTANCE CALCULATOR. User Guide v2.4.9 KANRI DISTANCE CALCULATOR User Guide v2.4.9 KANRI DISTANCE CALCULATORTM FLOW Participants Input File Correlation Distance Type? Generate Target Profile General Target Define Target Profile Calculate Off-Target

More information

IBIS and Power Delivery Systems

IBIS and Power Delivery Systems IBIS and Power Delivery Systems Jiang, Xiangzhong Li, Jinjun Zhang, Shengli Huawei Technologies, China Content 1. IBIS history in Huawei 2. Model Platform in Huawei 3. IBIS Validation 4. HUAWEI spice circuit

More information

Implementing Multi-Gigabit Serial Links in a System of PCBs

Implementing Multi-Gigabit Serial Links in a System of PCBs Implementing Multi-Gigabit Serial Links in a System of PCBs Donald Telian April 2002 rev. 1.2 About the Author Donald Telian Technologist, Cadence Design Systems Donald has been involved in high-speed

More information

Crusoe Processor Benchmark Report

Crusoe Processor Benchmark Report Crusoe Processor Benchmark Report Platform Benchmark Results Transmeta Corporation February 3, 2000 Property of: Transmeta Corporation 3940 Freedom Circle Santa Clara, CA 95054 USA (408) 919-3000 http://www.transmeta.com

More information

Xilinx State Diagram

Xilinx State Diagram Xilinx State Diagram Tutorial Department of Electrical and Computer Engineering State University of New York New Paltz Fall 2006 Baback Izadi Start a new Project and Select the

More information

Introduction to STA using PT

Introduction to STA using PT Introduction to STA using PT Learning Objectives Given the design, library and script files, your task will be to successfully perform STA using the PrimeTime GUI and generate reports. After completing

More information

IBIS Quality Control Through Scripting

IBIS Quality Control Through Scripting IBIS Quality Control Through Scripting Justin Butterfield DAC IBIS Summit San Francisco, CA, USA June 5, 2012 2012 Micron Technology, Inc. All rights reserved. Products are warranted only to meet Micron

More information

ISO Gap Analysis Excerpt from sample report

ISO Gap Analysis Excerpt from sample report ISO 27001 Gap Analysis Excerpt from sample report Protect Comply Thrive (The below excerpts do not represent the entire report, and only provide a small sample of the information provided in the full report).

More information

SuMMIT Application Notes:

SuMMIT Application Notes: SuMMIT Application Notes: #2 Tools for large data sets EUV Technology, SuMMIT Software Division Large data sets support high precision SuMMIT allows for batch processing of large data sets for such studies

More information

APDS Wizard v4 for Nexxim/Designer 4.0 Specially optimized for DDR2/3 SI. Ansoft Korea Team

APDS Wizard v4 for Nexxim/Designer 4.0 Specially optimized for DDR2/3 SI. Ansoft Korea Team APDS Wizard v4 for Nexxim/Designer 4.0 Specially optimized for DDR2/3 SI Ansoft Korea Team APDS Wizard v4 All-Renewed, Enhanced Wizard. Version 4 means this new wizard would work with Designer/Nexxim v4

More information

Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach

Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach 1 ANSYS, Inc. Proprietary 2012 ANSYS, Inc. November 14, 2012 1-1 Agenda DDR Design Challenges How does simulation solve these

More information

Mixed Signal Verification of an FPGA-Embedded DDR3 SDRAM Memory Controller using ADMS

Mixed Signal Verification of an FPGA-Embedded DDR3 SDRAM Memory Controller using ADMS Mixed Signal Verification of an FPGA-Embedded DDR3 SDRAM Memory Controller using ADMS Arch Zaliznyak 1, Malik Kabani 1, John Lam 1, Chong Lee 1, Jay Madiraju 2 1. Altera Corporation 2. Mentor Graphics

More information

Multi-lingual Model Support within IBIS

Multi-lingual Model Support within IBIS Multi-lingual Model Support within IBIS Bob Ross, Vice Chair. January 28, 2002 IBIS Summit, Santa Clara, CA Benefits of Multi-lingual Support Model advances beyond IBIS True differential buffers, current

More information

The Next Generation of SSD Validation in a Landscape of Exploding Challenges

The Next Generation of SSD Validation in a Landscape of Exploding Challenges The Next Generation of SSD Validation in a Landscape of Exploding Challenges By Ross Stenfort Director of Systems and Solutions Architecture/ Distinguished Engineer, LSI Santa Clara, CA 1 Overview Problem:

More information

DDRO: A Novel Performance Monitoring Methodology Based on Design-Dependent Ring Oscillators

DDRO: A Novel Performance Monitoring Methodology Based on Design-Dependent Ring Oscillators DDRO: A Novel Performance Monitoring Methodology Based on Design-Dependent Ring Oscillators Tuck-Boon Chan, Puneet Gupta, Andrew B. Kahng and Liangzhen Lai UC San Diego ECE and CSE Departments, La Jolla,

More information

Spayn Worst-Case Modeling

Spayn Worst-Case Modeling Presentation Outline Motivation Requirements for Accurate Worst-Case Modeling Traditional Approach to Worst-Case Modeling PCA or PFA Approach Worst-Case Design Techniques Employing PCA or PFA Worst-Case

More information

Analyzing Digital Jitter and its Components

Analyzing Digital Jitter and its Components 2004 High-Speed Digital Design Seminar Presentation 4 Analyzing Digital Jitter and its Components Analyzing Digital Jitter and its Components Copyright 2004 Agilent Technologies, Inc. Agenda Jitter Overview

More information

SerDes Channel Simulation in FPGAs Using IBIS-AMI

SerDes Channel Simulation in FPGAs Using IBIS-AMI White Paper: Virtex-6 FPGA Family WP382 (v10) December 9, 2010 SerDes Channel Simulation in FPGAs Using IBIS-AMI By: Romi Mayder The IBIS Algorithmic Modeling Interface (IBIS-AMI) was developed to enable

More information

A Critique of IBIS Models Available For Download On the Web Part I

A Critique of IBIS Models Available For Download On the Web Part I SiQual SM Technical White Paper A Critique of IBIS Models Available For Download On the Web Part I Copyright 2002 SiQual Inc. 18735 SW Boones Ferry Road Tualatin, OR 97062-3090 22 January 2002 A Critique

More information

Course Outline. TERM EFFECTIVE: Fall 2016 CURRICULUM APPROVAL DATE: 11/23/2015

Course Outline. TERM EFFECTIVE: Fall 2016 CURRICULUM APPROVAL DATE: 11/23/2015 5055 Santa Teresa Blvd Gilroy, CA 95023 Course Outline COURSE: CSIS 49 DIVISION: 50 ALSO LISTED AS: TERM EFFECTIVE: Fall 2016 CURRICULUM APPROVAL DATE: 11/23/2015 SHORT TITLE: UNIX SHELL PROGRAM LONG TITLE:

More information

IBIS Interconnect BIRD Update. Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016

IBIS Interconnect BIRD Update. Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016 IBIS Interconnect BIRD Update Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016 Overview IBIS Interconnect Task Group Models Represent Package and On-Die

More information

PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05

PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05 PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05 Silvaco s What is a PDK? Which people build, use, and support PDKs? How do analog/mixed-signal/rf engineers use a PDK to design ICs? What is an analog/mixed-signal/rf

More information

How to Extend 2D-TLC Endurance to 3,000 P/E Cycles

How to Extend 2D-TLC Endurance to 3,000 P/E Cycles How to Extend 2D-TLC Endurance to 3,000 P/E Cycles Federico M. Benelli CTO, NandExt Santa Clara, CA 1 Outline TLC Market TLC challenges TLC 10 Technology Platform: Best In Between (BIB) Page-based CLAP-LDPC

More information

Explore your design space including IBIS AMI models with Advanced Channel Simulation

Explore your design space including IBIS AMI models with Advanced Channel Simulation Explore your design space including IBIS AMI models with Advanced Channel Simulation Heidi Barnes Vincent Poisson Presenter: May, 2013 Agenda How good is my PHY? Channel Simulation Options Spice (Circuit

More information

SPISim StatEye/AMI User s Guide

SPISim StatEye/AMI User s Guide SPISim StatEye/AMI User s Guide Latest Version: V20180315 SPISim LLC Vancouver, WA 98683, USA Tel. +1-408-905-6692 http://www.spisim.com This user s guide describes the SPISim s StatEye channel analysis

More information

Details on True Differential Buffer Characterization Revisited

Details on True Differential Buffer Characterization Revisited Details on True Differential Buffer Characterization Revisited IBIS Summit at PCB Conference East Westford, MA October 21, 2003 Arpad Muranyi Signal Integrity Engineering Intel Corporation arpad.muranyi@intel.com

More information

IBIS-AMI Modeling Using Scripts and Spice Models

IBIS-AMI Modeling Using Scripts and Spice Models IBIS-AMI Modeling Using Scripts and Spice Models Asian IBIS Summit Shanghai, China November 13th, 2017 (Previously presented October 18 th, 2017) Wei-hsing Huang, SPISim Wei-hsing.Huang@spisim.com 1 Agenda:

More information

Search Engines Chapter 8 Evaluating Search Engines Felix Naumann

Search Engines Chapter 8 Evaluating Search Engines Felix Naumann Search Engines Chapter 8 Evaluating Search Engines 9.7.2009 Felix Naumann Evaluation 2 Evaluation is key to building effective and efficient search engines. Drives advancement of search engines When intuition

More information

ECLT 5810 Data Preprocessing. Prof. Wai Lam

ECLT 5810 Data Preprocessing. Prof. Wai Lam ECLT 5810 Data Preprocessing Prof. Wai Lam Why Data Preprocessing? Data in the real world is imperfect incomplete: lacking attribute values, lacking certain attributes of interest, or containing only aggregate

More information

Supplier Rating System Training Guide

Supplier Rating System Training Guide Supplier Rating System Training Guide 1 SRS is a tool that allows Beechcraft (BC) and BC Suppliers to easily access the Quality and Delivery performance data of our Supply base and drives continuous improvement.

More information

Design Challenges Using the New Device Sleep (DevSlp) Standard

Design Challenges Using the New Device Sleep (DevSlp) Standard Design Challenges Using the New Device Sleep (DevSlp) Standard Jud Bond SerialTek Flash Memory Summit 2014 Santa Clara, CA 1 SATA Low Power SATA specification provides two power management modes for the

More information

Synopsys Design Platform

Synopsys Design Platform Synopsys Design Platform Silicon Proven for FDSOI Swami Venkat, Senior Director, Marketing, Design Group September 26, 2017 2017 Synopsys, Inc. 1 Synopsys: Silicon to Software Software Application security

More information

Hardware/Software Codesign for Wireless Systems (E168b) Lab 2: GPS Correlator

Hardware/Software Codesign for Wireless Systems (E168b) Lab 2: GPS Correlator Harris Hardware/Software Codesign for Wireless Systems (E168b) Lab 2: GPS Correlator Introduction In this lab, you will build a time-multiplexed correlator to search for and track GPS satellite signals.

More information

State Diagram Tutorial. written by Pasquale A. Catalano 10/29/02

State Diagram Tutorial. written by Pasquale A. Catalano 10/29/02 State Diagram Tutorial written by Pasquale A. Catalano 10/29/02 Start a new Project and Select the correct chip setup for the Digilab 2 boards. Hit OK. Then right click on the device and select New Source

More information

White Paper Performing Equivalent Timing Analysis Between Altera Classic Timing Analyzer and Xilinx Trace

White Paper Performing Equivalent Timing Analysis Between Altera Classic Timing Analyzer and Xilinx Trace Introduction White Paper Between Altera Classic Timing Analyzer and Xilinx Trace Most hardware designers who are qualifying FPGA performance normally run bake-off -style software benchmark comparisons

More information

An Overview of High-Speed Serial Bus Simulation Technologies

An Overview of High-Speed Serial Bus Simulation Technologies An Overview of High-Speed Serial Bus Simulation Technologies Asian IBIS Summit, Beijing, China September 11, 27.25.2.15.1.5 -.5 -.1 Arpad Muranyi arpad_muranyi@mentor.com Vladimir Dmitriev-Zdorov -.15

More information

1. Designing a 64-word Content Addressable Memory Background

1. Designing a 64-word Content Addressable Memory Background UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Project Phase I Specification NTU IC541CA (Spring 2004) 1. Designing a 64-word Content Addressable

More information

Features. Places where intensities vary is some prescribed way in a small neighborhood How to quantify this variability

Features. Places where intensities vary is some prescribed way in a small neighborhood How to quantify this variability Feature Detection Features Places where intensities vary is some prescribed way in a small neighborhood How to quantify this variability Derivatives direcitonal derivatives, magnitudes Scale and smoothing

More information

Help Volume Agilent Technologies. All rights reserved. Instrument: Agilent Technologies 16550A Logic Analyzer

Help Volume Agilent Technologies. All rights reserved. Instrument: Agilent Technologies 16550A Logic Analyzer Help Volume 1992-2002 Agilent Technologies. All rights reserved. Instrument: Agilent Technologies 16550A Logic Analyzer Agilent Technologies 16550A 100 MHz State/500 MHz Timing Logic Analyzer The Agilent

More information

Chapter 23. Using Meta I/O

Chapter 23. Using Meta I/O Chapter 23 Meta I/O converts I/O buffer models between Star-Hspice format and the I/O Buffer Information Specification (IBIS) Version 2.1 format. Meta I/O is not part of Star-Hspice, but is an optional

More information

ATA DRIVEN GLOBAL VISION CLOUD PLATFORM STRATEG N POWERFUL RELEVANT PERFORMANCE SOLUTION CLO IRTUAL BIG DATA SOLUTION ROI FLEXIBLE DATA DRIVEN V

ATA DRIVEN GLOBAL VISION CLOUD PLATFORM STRATEG N POWERFUL RELEVANT PERFORMANCE SOLUTION CLO IRTUAL BIG DATA SOLUTION ROI FLEXIBLE DATA DRIVEN V ATA DRIVEN GLOBAL VISION CLOUD PLATFORM STRATEG N POWERFUL RELEVANT PERFORMANCE SOLUTION CLO IRTUAL BIG DATA SOLUTION ROI FLEXIBLE DATA DRIVEN V WHITE PAPER Create the Data Center of the Future Accelerate

More information

FPGA Algorithm Development Using a Graphical Environment

FPGA Algorithm Development Using a Graphical Environment FPGA Algorithm Development Using a Graphical Environment GRETINA Electronics Working Group July 25, 2004 RIS Corp. R. Todd S. Pauly* ORNL Physics Division J. Pavan D. C. Radford July 2004 1 Overview Motivation

More information

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk DesignCon 2007 Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk Ravi Kollipara, Rambus, Inc. ravik@rambus.com, (650) 947-5298 Ben Chia, Rambus, Inc. Dan Oh, Rambus,

More information

New Standard for Remote Monitoring and Management of NVMe SSDs: NVMe-MI

New Standard for Remote Monitoring and Management of NVMe SSDs: NVMe-MI New Standard for Remote Monitoring and Management of NVMe SSDs: NVMe-MI John Wiedemeier, Teledyne-LeCroy and David Woolf, UNH-IOL Flash Memory Summit 2017 Santa Clara, CA 1 Agenda 1. What is NVMe-MI 2.

More information

Binary Counter V3.0. Features

Binary Counter V3.0. Features November 3, 2000 Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/ipcenter Support: support.xilinx.com Product Specification Features Drop-in

More information

EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY

EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY Jason R. Miller, Gustavo J. Blando, Roger Dame, K. Barry A. Williams and Istvan Novak Sun Microsystems, Burlington, MA 1 AGENDA Introduction

More information

Lab Activity #2- Statistics and Graphing

Lab Activity #2- Statistics and Graphing Lab Activity #2- Statistics and Graphing Graphical Representation of Data and the Use of Google Sheets : Scientists answer posed questions by performing experiments which provide information about a given

More information

Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes

Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or 80000 Series Oscilloscopes Data Sheet Verify and debug your PCI Express designs

More information

Chapter 7 Using IBIS Models

Chapter 7 Using IBIS Models Chapter 7 Using IBIS Models The Input/Output Buffer Information Specification (IBIS) is being developed by the IBIS Open Forum, which is affiliated with the Electronic Industries Alliance (EIA). IBIS specifies

More information

DRVerify: The Verification of Physical Verification

DRVerify: The Verification of Physical Verification DRVerify: The Verification of Physical Verification Sage Design Automation, Inc. Santa Clara, California, USA Who checks the checker? DRC (design rule check) is the most fundamental physical verification

More information

Leveraging IBIS Capabilities for Multi-Gigabit Interfaces. Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017

Leveraging IBIS Capabilities for Multi-Gigabit Interfaces. Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017 Leveraging IBIS Capabilities for Multi-Gigabit Interfaces Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017 Overview In writing EDI CON paper Signal Integrity Methodology

More information

Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet

Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes Data Sheet 02 Keysight EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes - Data Sheet Table of Contents

More information

CS4670: Computer Vision

CS4670: Computer Vision CS4670: Computer Vision Noah Snavely Lecture 6: Feature matching and alignment Szeliski: Chapter 6.1 Reading Last time: Corners and blobs Scale-space blob detector: Example Feature descriptors We know

More information

SerDes Modeling: IBIS-ATM & Model Validation July 2007

SerDes Modeling: IBIS-ATM & Model Validation July 2007 SerDes Modeling: IBIS-ATM & Model Validation July 2007 Signal Integrity Software, Inc. IBIS-ATM Effort Goal: SerDes Rx/TX model interoperability Multiple EDA environments Multiple SerDes vendor models

More information

Orbital forming of SKF's hub bearing units

Orbital forming of SKF's hub bearing units Orbital forming of SKF's hub bearing units Edin Omerspahic 1, Johan Facht 1, Anders Bernhardsson 2 1 Manufacturing Development Centre, AB SKF 2 DYNAmore Nordic 1 Background Orbital forming is an incremental

More information

NVMe : Redefining the Hardware/Software Architecture

NVMe : Redefining the Hardware/Software Architecture NVMe : Redefining the Hardware/Software Architecture Jérôme Gaysse, IP-Maker Santa Clara, CA 1 NVMe Protocol How to implement the NVMe protocol? SW, HW/SW or HW? 2- NVMe command ready CPU 1-Host driver

More information

Training-Free, Generic Object Detection Using Locally Adaptive Regression Kernels

Training-Free, Generic Object Detection Using Locally Adaptive Regression Kernels Training-Free, Generic Object Detection Using Locally Adaptive Regression Kernels IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIENCE, VOL.32, NO.9, SEPTEMBER 2010 Hae Jong Seo, Student Member,

More information

CS 231A Computer Vision (Fall 2012) Problem Set 3

CS 231A Computer Vision (Fall 2012) Problem Set 3 CS 231A Computer Vision (Fall 2012) Problem Set 3 Due: Nov. 13 th, 2012 (2:15pm) 1 Probabilistic Recursion for Tracking (20 points) In this problem you will derive a method for tracking a point of interest

More information