What s new in IC-CAP 2009?
|
|
- William Cook
- 5 years ago
- Views:
Transcription
1 What s new in IC-CAP 2009? Overview of the new features included in the upcoming release September 2009 Device Modeling Marketing Team Agilent EEsof EDA IC-CAP 2009 Release Page 1 Doc Version 1.4
2 Agenda IC-CAP 2009 New Features at glance The Corner and BSIMSOI4 Extraction Packages Other features in details Page 2
3 Agilent s IC-CAP Recent History Page 3
4 IC-CAP 2009 new features at glance Turn-key add-on products: Agilent 85199M Corner Modeling Extraction Package (new) o Includes library importer, corner tool and automated test suite simulation library verification Agilent 85194N BSIMSOI4 CMOS Extraction Package (new) Agilent 85194P PSP Extraction Package now supports global extraction (upgrade) New environment/platform features: New UI Technology improves usability, efficiency and look and feel. New statements allow more efficient PEL programming: o New Looping statements: FOR/NEXT, REPEAT/UNTIL, LOOP/ENDLOOP o New loop control statements: CONTINUE, BREAK, EXITIF o New conditional statement ELSEIF to enable switch/case type of statements LSYNC inputs now support string based info (e.g. device, wafer name info) Drivers: B1500A driver now supports C-V measurements OS Platforms support: Windows XP LINUX RH4 Solaris 10 Page 4
5 The BIG PICTURE: IC-CAP Architecture IC-CAP Environment Programming Extraction Language (PEL) Graphic Capabilities IC-CAP GUI Studio Switch Matrix and prober drivers IC-CAP Analysis spice3 ADS Optimizers Simulator (spice3 and DC, AC, transient for ADS) Plot Optimizer IC-CAP core product SPECTRE-MMSIM HSPICE ELDO SABER Link to 3 rd -party simulators DC AC BSIM3 PSP LRZ/C-V BSIM4 Time Domain Noise Measurement Drivers Target HiSIM2 Corner AHBT HiSIM_HV Si BJT BSIMSOI4 Agilent Turn-key Extraction Packages MESFET PHEMT Root IC-CAP Modeling Suite Third-party Extractions (BJT) Page 5
6 IC-CAP is getting a new look IC-CAP 2009 is built on new, state of the art User Interface technology called Qt (by Nokia) Although this UI technology change is fairly transparent to users and changes in UI functionality changes are minimal in 2009, IC-CAP users will experience a new look and feel along with a much faster UI responsiveness. The new UI drawing engine enables faster drawing of plots and multiplots. The CMOS Extraction Packages have new redesigned UI (see next slides). Looking ahead, adopting this new technology will enable Agilent EEsof to deliver significant changes and major improvements to the IC-CAP Platform. IC-CAP 2008 IC-CAP 2009 Page 6
7 85199ML Corner Modeling Extraction Package The Corner Modeling Package allows modeling engineers to use PCM statistics to generate corner models. Unlike the extracted model from measured data, which describes the behavior of a specific set of devices, corner models describe the model behavior when process variation occur. Parameter variations are classified in three classes: Fast, Typical, Slow Measured I-V C-V Data PCM Measured Data Extraction Stat Process Variation Corner Modeling Library With Corners Corner Modeling Package Library Verification Page 7
8 How does Corner Modeling work? Specify targets for NMOS and PMOS Devices Set PCM variation device info Page 8
9 How does Corner Modeling work? (cont.) After selecting the parameters to tune and the simulator, user can start parameter tuning to match corner behavior ADS, HSPICE,ELDO and SPECTRE are supported simulators. After tuning user will save the parameters and generate a final library file. Page 9
10 More Info on the Corner Modeling Package Supported simulators: ADS, HSPICE, ELDO, SPECTRE Final Library Generator Simulator Test Suite: after generating the final library with corners, the library can be tested in a variety of simulator settings (Temperature, W, L, SA, etc.) Automated creation of HTML Report includes device and PCM data as well as output results. More details and information on corner modeling, including a step by step user s guide, can be found here: Page 10
11 84194NL BSIMSOI4 Extraction Package BSIMSOI4 Measurement and Extraction packages support both DC and RF Support for the following SOI device categories: Partially Depleted (PD) Fully Depleted (FD) devices. Model Version: BSIMSOI4.0 Supported Simulators: ADS, HSPICE and SPECTRE Page 11
12 84194NL BSIMSOI4 Extraction Package (cont.) New and redesigned Extract page enables extraction of global and Float devices Each step can be executed in interactive (or step by step) mode Main Extraction Step Extraction sub-steps E/O/T Predefined library functions Interactive Mode Window Page 12
13 PSP Global Extraction (new) New global PSP extraction flow is added to existing examples (global/local) and binning Model Version support: Page 13
14 New PEL Programming Features (conditional) New statements enable more efficient implementation of choice statements (such as in C/C++ switch/case) Since PEL variables can be strings or numbers, we do not use SWITCH/CASE statements but rather the ELSEIF statement: IC-CAP 2008: nested if then/else/endif are necessary to implement switch case. The code is hard to read and it is easy to make mistakes Case 1 Case 2 Case 3 Default IC-CAP 2009: Use if then- elseif then- endif make the code easy to write and more readable Use as many elseif < cond> then as needed Implement the default case by using a last else (optional) Page 14
15 New PEL Programming Features (loop statements) IC-CAP 2008 was limited to WHILE <bool_expr> ENDWHILE looping IC-CAP 2009 adds support for: REPEAT statement1 UNTIL <bool_expr> LOOP statement1 ENDLOOP (infinite loop, must use EXITIF or BREAK to exit) FOR i=init TO term [STEP dstep] statement1 NEXT i CONTINUE/BREAK/EXITIF can be used within any loop (including the WHILE loop) REPEAT example LOOP example FOR example BREAK/CONTINUE/EXITIF example exit the loop conditional exit continue to next iteration Page 15
16 LSYNC String Support What is LSYNC? LSYNC is an important feature already available in IC-CAP 2008 Add On 2 It allows row by row simulation of several device with different instance parameters (typically different sizes, e.g. W/L) in the same setup It also allows creating MDM Database files (data can selectively be retrieved) N devices results in N I-V simulations i.e. row by row Page 16
17 LSYNC String Support (2009) 2009 Adds support for strings in LSYNC inputs Two new sweep types for Parameters inputs are available: TLIST (Text List) used for list of text type (maybe a master list) TLSYNC (Synchronized Text List) used for Text Lists synchronized to other lists (numeric or text) New icdb functions support creation of MDM files with text list and text sync sweeps DeviceName text value are saved in the MDM file and can be use as key to retrieve data Page 17
18 B1500A DC-CV Analyzer driver now supports CV New options have been added to the B1500A option table to support C-V measurements through the instrument B1520A module (MFCMU) The driver also support the N1301A-100 SCUU (SMU/CMU Unify Capacitance Measurement Unit). This external box connects the capacitance module B1520A to two adjacent SMUs outputs and enables C-V and I-V measurements. The frequency can be set as constant in the option table or swept using an IC-CAP input of type Frequency. The driver supports open/short and load calibration. Page 18
19 Other Significant Enhancements: New Features in Plots: o Major speed improvements in the graphical drawing engine. o More trace types are available and each trace can declare a distinct line type. See Plot Options dialog for details o Fast Image Saving: plots can now be saved to.jpg/.gif/.png/.bmp without having to be opened using iccap_func(plotname, Save Image ) o Fast Image creation: Plots can now be saved to.jpg/.gif/.png/.bmp at print quality (300dpi, 4 x6 for example) for inclusion in hardcopy doc using iccap_func(plot, Create Image, pixelwidth, pixelheight, dpi) Fast Variable Array Handling: dramatic speed improvements when modifying/creating/deleting long ICCAP_ARRAY in Variable Tables. Other PEL Enhancements: o Set Table Field Value with iccap_func now supports setting program text into Macros/Functions and circuit text (e.g. model card or subcircuit) into the Circuit page o New PEL function dimension_array allows fast allocation and resize of ICCAP_ARRAY variables Efficient HB simulation Data Handling: When running HB simulations with ADS, the # of harmonics for the simulation may be different from the # of harmonic read back into IC-CAP datasets. New documentation is easier to navigate (available online and on local installation). Page 19
What s new in IC-CAP 2009 Update 1
What s new in IC-CAP 2009 Update 1 Overview of the new features included in this release March 2010 Device Modeling Marketing Team Agilent EEsof EDA IC-CAP 2009 Update 1 Release Page 1 Doc Version 1.0
More informationModel Builder Program (MBP) Complete Silicon Turnkey Device Modeling Software
Model Builder Program (MBP) Complete Silicon Turnkey Device Modeling Software Introduction Model Builder Program (MBP) is a complete modeling solution that integrates SPICE simulation, model parameter
More informationIC-CAP IC-CAP HF2 Release Notes
IC-CAP 2016.01 IC-CAP 2016.01 HF2 Release Notes Notices Keysight Technologies, Inc. 1983-2017 1400 Fountaingrove Pkwy., Santa Rosa, CA 95403-1738, United States All rights reserved. No part of this documentation
More informationSmartSpice Analog Circuit Simulator Product Update. Yokohama, June 2004 Workshop
SmartSpice Analog Circuit Simulator Product Update Yokohama, June 2004 Workshop Agenda SmartSpice Products SmartSpice General Features SmartSpice New GUI SmartSpice New features Supported Models and Modeling
More informationUtmost III. Device Characterization and Modeling
Utmost III Device Characterization and Modeling Utmost III generates accurate, high quality SPICE models for analog, mixed-signal and RF applications. Utmost III is in use worldwide by leading IDMs, foundries
More informationWaferPro Express Key Features What s New in
2016.04 Key Features What s New in 2016.04 July 2016 Keysight EEsof EDA Agenda and What's New Page 2 Key Features What s New in 2016.04 Key Features and What's New Page 3 Easy Instrument and Probers Connectivity
More informationChapter 1: Measurement and Extraction of BSIM4 Model Parameters
1: Measurement and Extraction of BSIM4 Model Parameters The following section summarizes some aspects of UCB s BSIM4 Model and Agilent s IC-CAP Modeling Package to measure and extract BSIM4 model parameters.
More informationTrends and Challenges
Trends and Challenges High accuracy is required in characterization, verification & signoff Increasing design complexities: -scale design ( ) using nano-scale technologies ( ) Shrinking design margins
More informationAgilent 85194K IC-CAP BSIM4 Modeling Package
Agilent 85194K IC-CAP BSIM4 Modeling Package Technical Overview The BSIM4 Modeling Package The BSIM4 Modeling Package offers a complete DC-to-RF CMOS modeling toolkit for U.C. Berkeley s BSIM4 model. Developed
More informationAgilent 85190A IC-CAP 2008
Agilent 85190A IC-CAP 2008 Release Notes Agilent Technologies Notices Agilent Technologies, Inc. 2000-2008 No part of this manual may be reproduced in any form or by any means (including electronic storage
More informationGLIMPSE : PROXIMA TOOL
GLIMPSE : PROXIMA TOOL Proxima Tool (Agilent B1500 Semiconductor Device Analyzer) Chuck Proxima Tool Introduction: Keysight B1500A Semiconductor Device Analyzer is an all in one analyzer supporting IV,
More informationAurora. Device Characterization and Parameter Extraction System
SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD Aurora DFM WorkBench Davinci Medici Raphael Raphael-NES Silicon Early Access TSUPREM-4 Taurus-Device Taurus-Lithography
More informationTutorial: How to (and How NOT to) Write a Compact Model in Verilog-A
2004 IEEE Behavioral Modeling and Simulation Conference (BMAS2004) Tutorial: How to (and How NOT to) Write a Compact Model in Verilog-A Geoffrey Coram Analog Devices, Inc. athe World Leader in High Performance
More informationCadence Virtuoso Schematic Design and Circuit Simulation Tutorial
Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial Introduction This tutorial is an introduction to schematic capture and circuit simulation for ENGN1600 using Cadence Virtuoso. These courses
More informationCPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)
CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2) Joel Wilder, Aleksandar Milenkovic, ECE Dept., The University of Alabama in Huntsville
More informationSome of the above changes have been made to accommodate Windows Vista User Access Control which write protects the Program Files tree.
RELEASE NOTES SIMETRIX 5.4 NOTES This document describes the new features and changes for version 5.4. L ICENSING If you have current maintenance, you should already have been issued with a license file
More informationA Unified Environment for Modeling Very Deep Submicron MOS Transistors inside Agilent s IC-CAP
A Unified Environment for Modeling Very Deep Submicron MOS Transistors inside Agilent s IC-CAP MIXDES 2002 Wroclaw, 20.-22. June 2002 Dr. Thomas Gneiting*, Prof. Dr.-Ing. Haybatolah Khakzar** * Advanced
More informationSynopsys Design Platform
Synopsys Design Platform Silicon Proven for FDSOI Swami Venkat, Senior Director, Marketing, Design Group September 26, 2017 2017 Synopsys, Inc. 1 Synopsys: Silicon to Software Software Application security
More informationParameter Sweep. Description. Setup. Parameters. Modified by on 13-Sep-2017
Parameter Sweep Old Content - visit altium.com/documentation Modified by on 13-Sep-2017 Description The Parameter Sweep feature allows you to sweep the value of a device in defined increments, over a specified
More informationIntro to Cadence. Brady Salz. ECE483 Spring 17
Intro to Cadence Brady Salz ECE483 Spring 17 What We re Doing Learn you a Cadence Learn simulation vocabulary Basic schematic guidelines Simulation results Init Before we begin, open a terminal: $ module
More informationGuidelines for Verilog-A Compact Model Coding
Guidelines for Verilog-A Compact Model Coding Gilles DEPEYROT, Frédéric POULLET, Benoît DUMAS DOLPHIN Integration Outline Dolphin EDA Solutions by Dolphin Overview of SMASH Context & Goals Verilog-A for
More informationDATASHEET ENCOUNTER LIBRARY CHARACTERIZER ENCOUNTER LIBRARY CHARACTERIZER
DATASHEET ENCOUNTER LIBRARY CHARACTERIZER Power and process variation concerns are growing for digital IC designers, who need advanced modeling formats to support their cutting-edge low-power digital design
More informationLaurent Lemaitre (F)
Laurent Lemaitre www.noovela.com (F) General considerations about compact modeling a need for standardization Introduce compact modeling and SPICE3 kit SPICE3 kit using C language SPICE3 kit using Verilog-AMS
More informationUOTFT: Universal Organic TFT Model for Circuit Design
UOTFT: Universal Organic TFT Model for Circuit Design S. Mijalković, D. Green, A. Nejim Silvaco Europe, St Ives, Cambridgeshire, UK A. Rankov, E. Smith, T. Kugler, C. Newsome, J. Halls Cambridge Display
More informationAnalog IC Simulation. Mentor Graphics 2006
Analog IC Simulation Mentor Graphics 2006 Santa Clara University Department of Electrical Engineering Date of Last Revision: March 29, 2007 Table of Contents 1. Objective... 3 2. Basic Test Circuit Creation...
More informationInstallation and Getting Started Guide
Installation and Getting Started Guide Metrics ICV Version 4.1.0 Copyright 1999-2015, Metrics Technology, Inc. All rights reserved. Table of Contents Installing the ICV Software... 4 Obtain a Codeword...
More informationKeysight Technologies WaferPro Express Software
Keysight Technologies WaferPro Express Software Automated On-Wafer Measurement Software Eficient and powerful automated measurement test platform for wafer-level characterization 02 Keysight WaferPro Express
More informationCompact Model Council
Compact Model Council Keith Green (TI) Chair Peter Lee (Elpida) Vice Chair 1 History and Purpose The CMC was formed in 1996 as a collaboration of foundries, fabless companies, IDMs and EDA vendors Foundry
More informationExpert Layout Editor. Technical Description
Expert Layout Editor Technical Description Agenda Expert Layout Editor Overview General Layout Editing Features Technology File Setup Multi-user Project Library Setup Advanced Programmable Features Schematic
More informationLaker 3 Custom Design Tools
Datasheet Laker 3 Custom Design Tools Laker 3 Custom Design Tools The Laker 3 Custom Design Tools form a unified front-to-back environment for custom circuit design and layout. They deliver a complete
More informationNeuroFET Modeling. IC-CAP January 2012 NeuroFET Modeling
IC-CAP 201201 January 2012 NeuroFET Modeling 1 Agilent Technologies, Inc 2000-2011 3501 Stevens Creek Blvd, Santa Clara, CA 95052 USA No part of this documentation may be reproduced in any form or by any
More informationPDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05
PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05 Silvaco s What is a PDK? Which people build, use, and support PDKs? How do analog/mixed-signal/rf engineers use a PDK to design ICs? What is an analog/mixed-signal/rf
More informationRef ID D S/N. JP10D00123 Vintage Wafer size 200 mm Software rev. B or higher. Test Head Hp E3101A 19 Para.
OEM / Model Agilent HP 4071 / E3101A Ref ID D214463 S/N JP10D00123 Vintage 1997 Process Parametric test Wafer size 200 mm Software rev. B.02.00 or higher Test Head Hp E3101A 19 Para. chuck pins Hp 8116A
More informationA Proposal for Developing S2IBISv3
A Proposal for Developing S2IBISv3 Paul Franzon Michael Steer Automated Design Tools for Integrated Mixed Signal Microsystems (NeoCAD) Outline Background DARPA Program NeoCad Program Objectives Program
More informationRF Design Environment 2003A. Release Notes
RF Design Environment 2003A Release Notes May 2003 Notice The information contained in this document is subject to change without notice. Agilent Technologies makes no warranty of any kind with regard
More informationAddressable Test Chip Technology for IC Design and Manufacturing. Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03
Addressable Test Chip Technology for IC Design and Manufacturing Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03 IC Design & Manufacturing Trends Both logic and memory
More informationPRONTO Ultimum: Ultrathin Chips Embedded in Flexible Packages Thomas Gneiting, AdMOS GmbH
PRONTO Ultimum: Ultrathin Chips Embedded in Flexible Packages Thomas Gneiting, AdMOS GmbH CST European User Conference 2013 April 23 25, 2013 Maritim Hotel Stuttgart/Liederhalle, Stuttgart, Germany Dr.
More informationSiMKit Release Notes. for SiMKit version 2.5. First Edition. NXP Semiconductors DMS/Tool and Flow Solutions
SiMKit Release Notes for SiMKit version 2.5 First Edition NXP Semiconductors DMS/Tool and Flow Solutions Eindhoven, April 2007 This document is provided without warranty of any kind, either expressed or
More informationAPPENDIX-A INTRODUCTION TO OrCAD PSPICE
220 APPENDIX-A INTRODUCTION TO OrCAD PSPICE 221 APPENDIX-A INTRODUCTION TO OrCAD PSPICE 1.0 INTRODUCTION Computer aided circuit analysis provides additional information about the circuit performance that
More informationTSBCD025 High Voltage 0.25 mm BCDMOS
TSBCD025 High Voltage 0.25 mm BCDMOS TSI Semiconductors' 0.25 mm process is a feature rich platform with best in class CMOS, LDMOS, and BiPolar devices. The BCD technology enables logic, Mixed-Signal,
More informationDigital Electronics. CHAPTER THIRTY TWO. Semiconductor Read-Only Memories
Digital Electronics. CHAPTER THIRTY TWO Semiconductor Read-Only Memories Introduction Diode circuits, BJT circuits, and MOSFET circuits are used to provide memory semiconductor circuits consisting of both
More informationParallel Circuit Simulation: How Good Can It Get? Andrei Vladimirescu
Parallel Circuit Simulation: How Good Can It Get? Andrei Vladimirescu Overview Opportunities for Full-Chip Analog Verification Analog vs. Digital Design SPICE standard design tool for Analog and Mixed-Signal
More informationAnalog Custom Design and Testing Using OCEAN Scripting in Cadence
Analog Custom Design and Testing Using OCEAN Scripting in Cadence Mostafa Rahimi Azghadi School of Electrical and Electronic Engineering, The University of Adelaide, Adelaide, SA 5005, Australia Email:
More informationTips and Tricks for Daily Modeling Work
for Daily Modeling Work Joerg Berkner IFAG AIM AP T PFM EDA Agenda During this talk I m going to present to you some tips and tricks, based on experience, I made since the last AKB in Hamburg at NXP during
More informationR&S QuickStep Test Executive Software Flexibility and excellent performance
Product Brochure Version 05.00 R&S QuickStep Test Executive Software Flexibility and excellent performance QuickStep_bro_en_3607-2249-12_v0500.indd 1 21.12.2017 16:45:09 R&S QuickStep Test Executive Software
More informationLecture Programming in C++ PART 1. By Assistant Professor Dr. Ali Kattan
Lecture 08-1 Programming in C++ PART 1 By Assistant Professor Dr. Ali Kattan 1 The Conditional Operator The conditional operator is similar to the if..else statement but has a shorter format. This is useful
More informationCopyright 2008 Linear Technology. All rights reserved. Getting Started
Copyright. All rights reserved. Getting Started Copyright. All rights reserved. Draft a Design Using the Schematic Editor 14 Start with a New Schematic New Schematic Left click on the New Schematic symbol
More informationESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)
ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS) Objective Part A: To become acquainted with Spectre (or HSpice) by simulating an inverter,
More informationSingle Vendor Design Flow Solutions for Low Power Electronics
Single Vendor Design Flow Solutions for Low Power Electronics Pressure Points on EDA Vendors for Continuous Improvements To be the leader in low power electronics circuit design solutions, an EDA vendor
More informationThe Life of SPICE. Laurence W. Nagel Omega Enterprises Randolph, NJ 1/15/2004 1
The Life of SPICE Laurence W. Nagel Omega Enterprises Randolph, NJ 1/15/2004 1 IC Technology Changes in the Last 30 Years Design rules in tens of mils Masks from rubylith Chips with tens of transistors
More informationUnderstanding the problem
2.1.1 Problem solving and design An algorithm is a plan, a logical step-by-step process for solving a problem. Algorithms are normally written as a flowchart or in pseudocode. The key to any problem-solving
More informationNew paradigm for MEMS+IC Co-development
New paradigm for MEMS+IC Co-development MEMS 진보된스마트세상을만듭니다. Worldwide First MEMS+IC Co-development Solution New paradigm for MEMS+IC Co-development A New Paradigm for MEMS+IC Development MEMS design
More informationMentor Graphics VLSI CAD Tutorials
VLSI Design Flow Using Mentor-Graphics Tools Mentor Graphics VLSI CAD Tutorials School of Engineering Santa Clara University Santa Clara, CA 95053 At the Design Center, School of Engineering, of Santa
More informationEnd User SharePoint 2010 Videos List
End User SharePoint 2010 Videos List Screencast Name Number Abstract Category A subsite (or simply referred to as site) is created as an interface for hosting pages, lists, libraries and web parts. Creating
More informationIntroduction to Programming in C Department of Computer Science and Engineering. Lecture No. #16 Loops: Matrix Using Nested for Loop
Introduction to Programming in C Department of Computer Science and Engineering Lecture No. #16 Loops: Matrix Using Nested for Loop In this section, we will use the, for loop to code of the matrix problem.
More informationThere are three windows that are opened. The screen that you will probably spend the most time in is the SCHEMATIC page.
Pspice Tutorial Create a new project and select Analog or Mixed A/D. Choose an appropriate project name and a path. A new window pop up with the Pspice project type, select Create a blank project and click
More informationThe Monte Carlo analysis can vary basic components and models - subcircuit data is not varied during the analysis.
Monte Carlo Analysis Old Content - visit altium.com/documentation Modified by Phil Loughhead on 4-Mar-2014 Description Monte Carlo analysis allows you to perform multiple simulation runs with component
More informationA Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings
A Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings Dr. Osman Ersed Akcasu, Jerry Tallinger, Kerem Akcasu OEA International, Inc. 155 East Main Avenue,
More informationCS 370 The Pseudocode Programming Process D R. M I C H A E L J. R E A L E F A L L
CS 370 The Pseudocode Programming Process D R. M I C H A E L J. R E A L E F A L L 2 0 1 5 Introduction At this point, you are ready to beginning programming at a lower level How do you actually write your
More informationSECTION 5: STRUCTURED PROGRAMMING IN MATLAB. ENGR 112 Introduction to Engineering Computing
SECTION 5: STRUCTURED PROGRAMMING IN MATLAB ENGR 112 Introduction to Engineering Computing 2 Conditional Statements if statements if else statements Logical and relational operators switch case statements
More informationUser Guide for Preferences of PROGRES GRYPHAX software
User Guide for Preferences of PROGRES GRYPHAX software General description: PROGRES GRYPHAX software is a modular and platform independent software for state of the art microscopy. It contains camera control
More informationWelcome. Joe Civello ADS Product Manager Agilent Technologies
Welcome Joe Civello ADS Product Manager Agilent Technologies Agilent Technologies 2011 Agenda RF & microwave market trends & how Agilent EEsof is investing its R&D Multi-technology design with ADS 2011
More informationEE 105 Microelectronic Devices & Circuits FALL 2018 C. Nguyen
1. Objective UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences HSPICE Tutorial The objective of this session is to give initial exposure to the
More informationExperiment 1 Introduction to PSpice
Experiment 1 Introduction to PSpice W.T. Yeung and R.T. Howe UC Berkeley EE 105 Fall 2003 1.0 Objective One of the CAD tools you will be using as an circuit designer is SPICE, a Berkeleydeveloped industry-standard
More informationCMOS Design Lab Manual
CMOS Design Lab Manual Developed By University Program Team CoreEl Technologies (I) Pvt. Ltd. 1 Objective Objective of this lab is to learn the Mentor Graphics HEP2 tools as well learn the flow of the
More informationLAB EXERCISE 3 Harmonic Balance Techniques
ADS 2012 Circuit Simulation Techniques (v.2 - April 2013) LAB EXERCISE 3 Harmonic Balance Techniques Topics: Harmonic Balance simulations are covered including swept variables, 2-tone simulations, equations
More informationAN-715 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA Tel: 781/ Fax: 781/
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781/329-4700 Fax: 781/326-8703 www.analog.com A First Approach to IBIS Models: What They Are and How They Are Generated by
More informationProfessional Powerpoint Presentation II
Professional Powerpoint Presentation II Facilitator: Patrick Ng Fall 2012 Practical concerns in delivering presentation Creative Visual Possibility & Optimization for Presentation PPTII & IV: Quick Style,
More informationSpayn Worst-Case Modeling
Presentation Outline Motivation Requirements for Accurate Worst-Case Modeling Traditional Approach to Worst-Case Modeling PCA or PFA Approach Worst-Case Design Techniques Employing PCA or PFA Worst-Case
More informationLecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia
Lecture 4a CMOS Fabrication, Layout and Simulation R. Saleh Dept. of ECE University of British Columbia res@ece.ubc.ca 1 Fabrication Fabrication is the process used to create devices and wires. Transistors
More informationComprehensive design and verification with the industry s leading simulators
Comprehensive design and verification with the industry s leading simulators Cadence Virtuoso Multi-Mode Simulation combines industry-leading simulation engines to deliver a complete design and verification
More informationni.com What s New in 2013
What s New in 2013 Code Reuse and Mobile Device Integration Access the Newest Hardware Technology Code Management and Debugging Tools All Systems. Go. New Sample Projects and Improved Examples Streamlined
More informationKeysight Technologies WaferPro Express Software Automated On-Wafer Measurement Software
Keysight Technologies WaferPro Express Software Automated On-Wafer Measurement Software 02 Keysight WaferPro Express Software - Brochure Simplify Your Test Software Integration Many R&D device characterization
More informationSPICE Model Generator
SPICE Model Generator September 2004 Notice The information contained in this document is subject to change without notice. Agilent Technologies makes no warranty of any kind with regard to this material,
More informationBSIM3_Matlab: Reorganizing BSIM3 Model to Explore Circuit Simulation Techniques
BSIM3_Matlab: Reorganizing BSIM3 Model to Explore Circuit Simulation Techniques Shih-Hung Weng, Hao Zhuang and Chung-Kuan Cheng Computer Science and Engineering Department University of California, San
More informationEnterprise Guide. Delivering Information to the People Who Need to Know. Adrian Bruty Product Manager Business Intelligence SAS EMEA
Enterprise Guide Delivering Information to the People Who Need to Know Adrian Bruty Product Manager Business Intelligence SAS EMEA Introduction Enterprise Guide Objectives Version 1.2 Demo 2 Challenges
More informationInside a Circuit Simulator SPICE3 SPICE2 is outdated 20K lines of FORTRAN 10 years of changes (1985 Version 2G6) Basic algorithms, devices, data structures distributed throughout code Difficult to add
More informationAgilent NFA Series Noise Figure Analyzers including the Agilent N8972A, N8973A, N8974A and N8975A NFA analyzers.
Disclaimer: The Agilent NFA Microsoft Excel Data Acquisition Programming Example is provided "AS IS" for illustrative purposes only. Agilent Technologies makes no warranty with regard to programming examples.
More informationCreating Accessible Documents
Creating Accessible Documents How-To Guide for MS Office 2016 This guide is intended users of Microsoft Office 2016 (PC and Mac) to help them make Word documents, PowerPoint presentations, and PDF files
More informationSOI REQUIRES BETTER THAN IR-DROP. F. Clément, CTO
SOI REQUIRES BETTER THAN IR-DROP F. Clément, CTO Content IR Drop Vs. System-level Interferences CWS Expertise Accuracy and Performance Silicon Validation Conclusion Copyright CWS 2004-2016 2 Sensitive
More informationRelease Notes and Installation Instructions for
Document can be found at http://www.motorola.com/rf/models Go to MET and Root LDMOS Models for Agilent's ADS v2002, Release Notes and Installation Instructions Release Notes and Installation Instructions
More informationCadence simulation technology for PCB design
DATASHEET CADENCE SIMULATION FOR PCB DESIGN On larger designs especially, PCB design teams need fast and reliable simulation to achieve convergence. Cadence simulation technology for PCB design offers
More informationRelease Options. Option 1 Verilog-A [MAST,?...) ==> advantages see separates slides/presentations
Release Options Release Options Goals: model code that runs on any commercial simulator flexible standard interface to ALL simulators (EDA industry failed to agree on this!!) automated generation of reliable,
More informationThe original document link is
Tutorial:Analog Artist with HSPICE The original document link is http://www.eda.ncsu.edu/wiki/tutorial:analog_artist_with_hspice This tutorial will introduce you to the Cadence Environment: specifically
More informationTUTORIAL 1. V1.1 Update on Sept 17, 2003 ECE 755. Part 1: Design Architect IC
TUTORIAL 1 V1.1 Update on Sept 17, 2003 ECE 755 Part 1: Design Architect IC DA-IC provides a design environment comprising tools to create schematics, symbols and run simulations. The schematic editor
More informationOnBase Guide - Workflow - Real-Time SearchMatch
OnBase Guide - Workflow - Real-Time SearchMatch Goal: Provide the details necessary for using the Real- Time Checklist Workflow Functionality in OnBase Complexity Level: Departmental Administrative Users
More informationTUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION
TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION After finishing a schematic of your design (Tutorial-I), the next step is creating masks which are for
More informationLecture 9. Introduction to Analog. Jaeha Kim Mixed-Signal IC and System Group (MICS) Seoul National University
Lecture 9. Introduction to Analog Behavioral Description Language Jaeha Kim Mixed-Signal IC and System Group (MICS) Seoul National University jaeha@ieee.org 1 Overview Readings Verilog-A Langauge Reference
More informationCustom WaveView ADV Complete Transistor-Level Analysis and Debugging Environment
Datasheet Custom WaveView ADV Complete Transistor-Level Analysis and Debugging Environment Overview Custom WaveView ADV provides a complete transistorlevel analysis and debugging environment for pre-processing
More informationGalaxy Custom Designer SE The New Choice in Custom Schematic Editing and Simulation Environment
Datasheet Galaxy Custom Designer SE The New Choice in Custom Schematic Editing and Simulation Environment Overview Galaxy Custom Designer SE is the next-generation choice for schematic entry, enabling
More informationWork Smart: Microsoft Office 2010 User Interface
About the Office 2010 User Interface You can use this guide to learn how to use the new features of the Microsoft Office Ribbon. Topics in this guide include: What s New in the Office 2010 User Interface
More informationIC-CAP From Waferscanning to PlotOptimizer - Verilog-A Support. Slide 1
Slide 1 MOS-AK Meeting May 2004, Stuttgart IC-CAP 2004 - From Waferscanning to PlotOptimizer - Verilog-A Support Franz_Sischka@agilent.com 1 This poster presents some of the new features available in IC-CAP
More informationMalikarjun Avula, Emil Jovanov Electrical and Computer Engineering Department University of Alabama in Huntsville CPE 495 September 03, 2009
Malikarjun Avula, Emil Jovanov Electrical and Computer Engineering Department University of Alabama in Huntsville CPE 495 September 03, 2009 Agenda PCB Design Process General Guidelines Express SCH Getting
More informationAgilent B1500A Semiconductor Device Analyzer with EasyEXPERT Software. Agilent Desktop EasyEXPERT Software. Making Every User a Parametric Test Expert
Agilent B1500A Semiconductor Device Analyzer with EasyEXPERT Software Agilent Desktop EasyEXPERT Software Making Every User a Parametric Test Expert The total parametric analysis environment... More than
More informationSiMKit Release Notes. for SiMKit version 2.3. First Edition. Philips ED&T/Analogue Simulation
SiMKit Release Notes for SiMKit version 2.3 First Edition Philips ED&T/Analogue Simulation Eindhoven, March 2006 This document is provided without warranty of any kind, either expressed or implied, including,
More informationDesign Techniques for 45nm SOI Technology. Christophe Frey Engineering manager SOI design center
Design Techniques for 45nm SOI Technology Christophe Frey Engineering manager SOI design center Agenda SOI introduction SOI design Challenges Standard cell design IO design History effect characterization
More informationKeysight Technologies E5260A/E5262A/E5263A/E5270B Precision IV Analyzers. Technical Overview
Keysight Technologies E5260A/E5262A/E5263A/E5270B Precision IV Analyzers Technical Overview Introduction The high performance IV analyzer with current measurement capability as low as 0.1 fa, offers the
More informationVibration Transducer Calibration System
0 1 Overview is designed for calibrating sensitivity, frequency response characteristic and amplitude linearity of acceleration transducer. There are three basic operation modes for the calibration system:
More informationLab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation
Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation Brittany Duffy EE 330- Integrated Electronics Lab Section B Professor Randy Geiger 1/24/13 Introduction The main goal of this
More informationInstallation Manual Installation Manual for the Ansoft Designer v5.0 design kit version v1.0
for the Ansoft Designer v5.0 design kit version v1.0 Rev. 1.0 22 December 2009 Document information Info Keywords Abstract Content Ansoft Designer Design kit Windows Linux Unix Instruction Manual RF small
More information