Welcome. Joe Civello ADS Product Manager Agilent Technologies
|
|
- Simon Austin
- 5 years ago
- Views:
Transcription
1 Welcome Joe Civello ADS Product Manager Agilent Technologies Agilent Technologies 2011
2 Agenda RF & microwave market trends & how Agilent EEsof is investing its R&D Multi-technology design with ADS demo New capabilities for all RF & microwave engineers Circuit design & simulation - demo EM modeling (Momentum and FEM) - demo Load Pull for improved PA matching network design - demo Layout - demo And more Page 2
3 Complete MMIC/Module ADS Desktop Design Page 3
4 RF & Microwave Market Trends Increasing Complexity & Integration Commercial wireless and Aerospace/Defense Industries are rapidly moving from single packaged MMICs, to larger, more complex ICs in multi-chip RF modules Today s flows combine multiple, poorly integrated tools, which are not able to address multiple technology design and verification The IC, laminate, package, and PCB system need to be designed together, interactively Electro-magnetic interactions between substrates need to be modeled Page 4
5 ADS 2011: The IC/Module/Package/PCB Design Solution Realizing the Multi-Technology Vision Multi-Technology Circuit Design Multiple die (IC and IPD) Multiple substrates (die, laminate, LTCC, package, PCB) Multiple process design kits (PDKs) GaAs (HBT, phemt), GaN, SiGe, Si Multiple ICs Multiple Technologies Integrated Electro-Magnetic Solvers Multi-Technology EM simulation Full 3D EM Simulation Finite Element Simulator Parameterized Solid Models of Components Multi-layer 3D Planar EM simulation Easy EM simulation for the every engineer On Laminate & Packaged Mounted on Board Page 5
6 Page 6 Designing Across Multiple Technologies
7 The Multi-Technology Challenge Single Technology Space LNA GaAs AEL Cust Mixer SiGe Traditional Design Tools Designed to handle one type of design IC, Module, or PCB Have a single technology definition space Layer Defs RF Module Laminate Page 7
8 True Multi-Technology Management ADS 2011 Multi-technology Environment GaAs:Components SiGe:Components GaAs:Layer Defs SiGe:Layer Defs LNA GaAs GaAs:Material Prop GaAs:AEL Cust SiGe:Material Prop SiGe:AEL Cust Mixer SiGe Lam:Components Lam:Layer Defs Lam:AEL Cust Lam:Material Prop RF Module Laminate New Library construct maintains separate technology definition areas No namespace collisions No layer mapping needed No PDK conflicts Page 8
9 Multi-Technology Design & Library Management Page 9
10 Multi-Technology Circuit Simulation Mixer SiGe LNA GaAs Module Laminate Simulate critical circuits across multiple technologies Design closer to the margins Detect and solve issues before manufacturing Page 10
11 Native Physical Multi-Substrate Support Easily add one or more pre-defined substrates IC in a package, IC in a module, module on a board, etc. Unlimited levels of technology stacking i.e. IC on a module on a PCB Supports flip chips, wire bonding, and backside mounting No modification of layers required Directly modify any of the designs No flattening required Works with all the ADS tools Layout, 3D Visualization, Momentum and FEM, etc. Easy to combine multiple substrates New graphical substrate editor Page 11
12 ADS Integrated 3D EM Flow Momentum & FEM in ADS, 3D EM Components & EMPro/FDTD link ADS Platform EMPro Platform Parameterized 3D EM Components Layout CAD Data Momentum Simulator FEM Simulator FDTD Simulator Page 12
13 Multi-Technology EM Simulation Capabilities & Vision Package IC IC Multi-technology EM Simulation + + = Discover coupling effects prior to fabrication 3D view Momentum FEM More effectively optimize design elements for final packaging More easily make design trade-offs Help diagnose and solve performance problems Page 13
14 Page 14 Improved RF Circuit Design and Simulation
15 Views Easily Manage Models & Design Representations Cells represent a single design object Cell Views provide multiple representations of that design object Different schematic variants, behavioral, measured, layout, EM data views, etc. User defined Simplifies schematics Easily select simulation model Explore design variants Cell name Views Page 15
16 Dynamic Simulation Model Selection Easily select the model to use for simulation Tradeoff speed vs. accuracy Works on one or more selected components Current active model is shown on the schematic Easily create a model priority list to work on entire design hierarchy Design, by its nature, is evolutionary. Selecting model type and accuracy is key to this. This makes it simple and virtually instantaneous. Page 16
17 Major Improvements to Load Pull From load pull to design in a few clicks New load pull data controller Handles Maury load pull data Direct, instant loading of load pull data Handles multiple files Easier review of data Fast, Easy, Intuitive Immediately simulate matching network Easier design optimization, including improved discrete optimization Automatic interpolation of scattered measurement data Automatically display performance parameters Page 17
18 Page 18 Making EM Simulation Part of Everyone s Design Flow
19 New Graphical Layer Definition Graphical, unified entry of layer and stackup data Defines layers and properties for Layout, Momentum, and FEM Easy drag and drop operations Easily select and modify properties Simpler, faster, and less error prone Page 19
20 New Streamlined EM Setup Making EM Work for Everyone Previous EM Setup ADS 2011 Single dialog replaces 8 Easily navigate & review the setup options Same setup for Momentum, Momentum RF, & FEM Easy to try different solvers on the same design Setup is automatically saved and can be reused for other EM simulations Page 20
21 Reusing Saved EM Setup Configurations Making EM Work for Everyone Foundry PDK Design Engineer Packaged With ADS EM Expert Makes it possible for non-experts to create accurate EM models Big productivity improvement for all users Easier to experiment with different setup options Page 21 Designer s own setups Use saved setups on new work Saves Mouse Clicks (30 down to 3)
22 New Integrated EM Port Viewer/Editor Multi-port Editor Auto Combined Multi-port Viewer & Editor Features of new Port Editor Copy a value and paste to multiple ports New filtering Quickly find ports by attributes Filter on one or multiple attributes Automatic port generation Automatic port resequencing Single port Editor Page 22
23 New Momentum 2 nd Generation Mesher Preprocessor Mesher (2 nd generation ) Solver OLD NEW triangle rectangle NEW quadrilateral Increased accuracy, robustness and performance Fast floating-point interval arithmetic Improved mesh quality Avoids slivers Improved handling of small and wide shapes New algorithm for edge mesh and overlap extraction Reduced mesh complexity New quadrangles Page 23
24 Momentum Solver 5 years of (R)evolution Release Load Solve Storage 2003A dense (N 2 ) direct (N 3 ) dense (N 2 ) 2005A dense (N 2 ) iterative (N p N 2 ) dense (N 2 ) 2008U1 dense (N 2 ) direct (NlogN) 1.5 sparse (NlogN) 2011 sparse (NlogN) direct (NlogN) 1.5 sparse(nlogn) solve time solve time load time load time load time Example: PDN impedance Freq sweep 0-3 GHz Matrix size: * Performance will vary dependent on complexity, frequency and other factors Page 24
25 Expanded Bondwire Support New, fast analysis of bondwires in Momentum Automatically modeled as part of Momentum simulation Calculates self and mutual inductance FEM provides the most accurate analysis Bondwires work for both Momentum and FEM Easily create the bondwire in Layout Full parametric control of bondwire profile Jedec Bondwire Follows the JEDEC standard parameters Shape Bondwire More flexible control of the bondwire profile Bondwires now have edit handles Set parameters Create and edit in 2D Render in 3D Page 25
26 Page 26 Layout
27 Layout Usability: Object Handles Directly work on objects quick & efficient Objects with handles Arcs, Circles, Polylines, Polygons, Rectangles, Text Transmission Lines, Paths, Wires, Traces, Annotations, Wire Labels, Rulers, Dimension Lines Infrastructure available for end user customization Add handles to pdk components and design kits Customizable behavior Page 27
28 Layout Command Line & Toolbar Command line provides efficient keyboard entry for common functions User can add their own functions to the command line The toolbar provides single click operations for frequently used features Set vertex selection on/off, control pin-number display and align shapes Page 28
29 Layout Command Line - Current Functions Page 29
30 QFN Designer Predict Packaged Performance in Minutes Configure QFN package Accurately predict real performance Quickly synthesize complex package, combine with IC & PCB data Performance w/ & w/o package Page 30
31 Page 31 And much more
32 Data Display Improvements Improved Smith Chart graphics Better display of chart values Better overall look and data granularity Set color for a group of traces Easier interpretation of sweeps Improved Data Display Template Browser Real time quick search Direct editing of template properties Save As and Delete from the Browser Page 32
33 Other 2011 Improvements Circuit Simulation Linear Simulation Speedup - up to 10X For fully-linear circuits with swept, tuned, or optimized simulations Improved Transmission line models (including multi-layer library) More accurate broad-band skin effect calculation New, advanced method of calculating surface roughness loss More accurate calculation of Power/Ground Plane loss Output simulator results in Matlab format New controller makes it possible to filter the output New models supported NXP SiMKit 3.4, PSP and , Mextram 504.8, BSIMSOI 4.3.0, BSIM 4.6.5, HiSIM_HV 1.2.0, MOSVAR 1.1, R3, PSPICE diode Support for Verilog A now included as part of ADS Core for use with all simulators Page 33
34 Other 2011 Improvements Desktop LVS Viewer can now display Calibre errors Backside component support Allegro/ADS link (IFF for Allegro) now included in shipping product New entry mode for circles and rectangles Use CTRL key and first point will be the center of the shape New Array Reference (AREFs) objects to Layout Much more memory efficient way to create large arrays of objects Advanced Model Composer (AMC) models can now be created with FEM Layout connectivity engine is up to 40X faster than previous releases Layout layers can now have sub-layers (purposes) Can visually distinguish different objects drawn on a layer Page 34
35 Signal Integrity/Power Integrity Power Integrity with Momentum Unique capability for PI analysis on split power/ground plane PCBs Accurate modeling of multi-ghz effects Easy setup with SI/PI Analysis tool IBIS AMI simulation support Fast, accurate SERDES models for what if? channel simulation More accurate modeling of high frequency effects in PCB transmission lines (multi layer models library and Momentum) Surface roughness of copper traces MLM causal dielectric loss algorithm now added to Momentum also Page 35
36 Improved Accuracy for Conductor Models New Multi-level Hemispherical Model Available in Momentum and Circuit Simulation Closer correlation to measured data 0 Hammerstad Agilent 5500 Atomic Force Microscope -1-2 Hemispherical -3 Measured Data -4 NEW Multi-level freq, GHz More accurately reflects conductor surface Can use AFM measurements to set params Page 36
37 Support for International Character Set Can create annotations / documentation with international characters Provided in schematic and data display Page 37
38 ADS 2011 Summary ADS 2011 new capabilities for multi-technology RF design ADS 2011 makes electromagnetic simulation easier for all designers New circuit and electromagnetic simulation technologies increase performance and usability New physical design capabilities to make ADS Layout more powerful IBIS-AMI simulation support & new Signal Integrity/Power Integrity wizard for split Power/Ground planes Agilent EEsof EDA Innovative Solutions, Breakthrough Results Page 38
39 Page 39 Questions?
40 For More Information Agilent ADS 2011 Web page (new feature details) ADS 2011 on YouTube ADS 2011 Overview (Quick Start Video, Multi-technology Tutorials, ) Page 40
41 You are invited You can find more webcasts Amolak Badesha Senior Application Expert Agilent Technologies Page 41
42 Innovations in EDA Webcast Series: Multi-Technology RF Design Using the New Advances in ADS 2011 ADS 2011: The IC/Module/Package/Board Design Solution Joe Civello ADS Product Manager Agilent EEsof EDA Page 42 Agilent EEsof EDA Overview July 2009
Chip/Package/Board Design Flow
Chip/Package/Board Design Flow EM Simulation Advances in ADS 2011.10 1 EM Simulation Advances in ADS2011.10 Agilent EEsof Chip/Package/Board Design Flow 2 RF Chip/Package/Board Design Industry Trends Increasing
More informationKeysight Technologies Integrating Multiple Technology Devices onto Laminate-Based Multi-Chip-Modules Using an Integrated Design Flow
Keysight Technologies Integrating Multiple Technology Devices onto Laminate-Based Multi-Chip-Modules Using an Integrated Design Flow Article Reprint This article was first published in Microwave Product
More informationJoe Civello ADS Product Manager/ Keysight EEsof EDA
Joe Civello 2018.01.11 ADS Product Manager/ Keysight EEsof EDA 3D Layout Viewing directly from the Layout Window 3D Editing & Routing PCB & IC/Module Design Dramatically Improved Visual Inspection Simplified
More informationAXIEM EM Simulation/Verification of a Cadence Allegro PCB
Application Example AXIEM EM Simulation/Verification of a Cadence Allegro PCB Overview This application example outlines the electromagnetic (EM) simulation and verification flow that exists between Cadence
More informationKeysight EEsof EDA EMPro
Keysight EEsof EDA EMPro 3D Electromagnetic Modeling and Simulation Environment Integrated with your ADS Design Flow Brochure Introduction Electromagnetic Professional (EMPro) is a 3D modeling and simulation
More informationOutline. Darren Wang ADS Momentum P2
Outline Momentum Basics: Microstrip Meander Line Momentum RF Mode: RFIC Launch Designing with Momentum: Via Fed Patch Antenna Momentum Techniques: 3dB Splitter Look-alike Momentum Optimization: 3 GHz Band
More informationIntegrating ADS into a High Speed Package Design Process
Integrating ADS into a High Speed Package Design Process Page 1 Group/Presentation Title Agilent Restricted Month ##, 200X Agenda High Speed SERDES Package Design Requirements Performance Factor and Design
More informationLAB EXERCISE 3B EM Techniques (Momentum)
ADS 2012 EM Basics (v2 April 2013) LAB EXERCISE 3B EM Techniques (Momentum) Topics: EM options for meshing and the preprocessor, and using EM to simulate an inductor and use the model in schematic. Audience:
More informationAdvanced SI Analysis Layout Driven Assembly. Tom MacDonald RF/SI Applications Engineer II
Advanced SI Analysis Layout Driven Assembly 1 Tom MacDonald RF/SI Applications Engineer II Abstract As the voracious appetite for technology continually grows, so too does the need for fast turn around
More informationPackage on Board Simulation with 3-D Electromagnetic Simulation
White Paper Package on Board Simulation with 3-D Electromagnetic Simulation For many years, designers have taken into account the effect of package parasitics in simulation, from using simple first-order
More informationIntroduction to AWR Design Flow and New Features for V10
Introduction to AWR Design Flow and New Features for V10 What s New In Version 10 imatch Matching Network Synthesis Matching Network Synthesis Tight integration with AWR tools Excellent starting point
More informationAnsys Designer RF Training Lecture 2: Introduction to the Designer GUI
Ansys Designer RF Solutions for RF/Microwave Component and System Design 7. 0 Release Ansys Designer RF Training Lecture 2: Introduction to the Designer GUI Ansoft Designer Desktop Menu bar Toolbars Schematic
More informationLAB EXERCISE 2 EM Basics (Momentum)
ADS 2012 EM Basics (v2 April 2013) LAB EXERCISE 2 EM Basics (Momentum) Topics: EM simulation in ADS, focusing on Momentum, including substrate and port setups, 3D viewing, visualization, and more. Audience:
More informationUsing Sonnet in a Cadence Virtuoso Design Flow
Using Sonnet in a Cadence Virtuoso Design Flow Purpose of this document: This document describes the Sonnet plug-in integration for the Cadence Virtuoso design flow, for silicon accurate EM modelling of
More informationExpert Layout Editor. Technical Description
Expert Layout Editor Technical Description Agenda Expert Layout Editor Overview General Layout Editing Features Technology File Setup Multi-user Project Library Setup Advanced Programmable Features Schematic
More informationElectrical optimization and simulation of your PCB design
Electrical optimization and simulation of your PCB design Steve Gascoigne Senior Consultant at Mentor Graphics Zagreb, 10. lipnja 2015. Copyright CADCAM Group 2015 The Challenge of Validating a Design..
More informationO N C A D E N C E V I R T U O S O. CHEN, Jason Application Engineer, Keysight Technologies
O N C A D E N C E V I R T U O S O CHEN, Jason 2018.05.08 Application Engineer, Keysight Technologies Introduction to Momentum Momentum Features for RFIC Design Circuit/EM Cosimulation Flow on Cadence Virtuoso
More informationUnderstanding Strip (Finite) and Slot (Infinite) Ground based EM simulations in ADS
Understanding Strip (Finite) and Slot (Infinite) Ground based EM simulations in ADS ADS offer three ways in which designers can model the return path (ground) for their structures to perform EM simulations.
More informationKeysight EEsof EDA Planar Electromagnetic (EM) Simulation in ADS. Demo Guide
Keysight EEsof EDA Planar Electromagnetic (EM) Simulation in ADS Demo Guide 02 Keysight Planar Electromagnetic (EM) Simulation in ADS - Demo Guide Keysight ADS provides two key electromagnetic simulators
More informationCadence Power Integrity Solutions For PCBs and IC Packages. May 2013
Cadence Power Integrity Solutions For PCBs and IC Packages May 2013 Simultaneous Switching Noise (SSN) A Power Integrity Issue Design with decaps intentionally removed to demonstrate how poor PI performance
More informationIntroducing Virtuoso RF Designer (RFD) For RFIC Designs
A seminar on Cadence Virtuoso RF Designer is scheduled for March 5, 2008. To know more, write to Brajesh Heda at brajesh@cadence.com Introducing Virtuoso RF Designer (RFD) For RFIC Designs Introduction
More informationTQPED MMIC Design Training
TQPED MMIC Design Training Outline Installation and Use of the Library AWR AWR Design Kit (PDK Process Design Kit) ICED Layout Kit Create a new document using the Library Environment Setup Hotkeys Background
More informationMm-wave Technologies and Components for 5G Applications. Liam Devlin, Interlligent UK Seminar, May 18 th 2017
Mm-wave Technologies and Components for 5G Applications Liam Devlin, Interlligent UK Seminar, May 18 th 2017 Introduction Full details of the 5G standard are yet to be defined But we do know that it is
More informationVirtuoso Layout Suite XL
Accelerated full custom IC layout Part of the Cadence Virtuoso Layout Suite family of products, is a connectivity- and constraint-driven layout environment built on common design intent. It supports custom
More informationNew Technologies in CST STUDIO SUITE CST COMPUTER SIMULATION TECHNOLOGY
New Technologies in CST STUDIO SUITE 2016 Outline Design Tools & Modeling Antenna Magus Filter Designer 2D/3D Modeling 3D EM Solver Technology Cable / Circuit / PCB Systems Multiphysics CST Design Tools
More informationLab 1: Microstrip Line
Lab 1: Microstrip Line In this lab, you will build a simple microstrip line to quickly familiarize yourself with the EMPro User Interface and how to setup FEM and FDTD simulations. If you are doing only
More informationCECOS University Department of Electrical Engineering. Wave Propagation and Antennas LAB # 1
CECOS University Department of Electrical Engineering Wave Propagation and Antennas LAB # 1 Introduction to HFSS 3D Modeling, Properties, Commands & Attributes Lab Instructor: Amjad Iqbal 1. What is HFSS?
More informationHFSS for ECAD: Package Modeling, MMIC and on-die extraction
HFSS for ECAD: Package Modeling, MMIC and on-die extraction Alain Michel Technical Director, Europe 2010 ANSYS, Inc. All rights reserved. 1 ANSYS, Inc. Proprietary Agenda Introduction HFSS integrated Solver
More informationA Proposal for Developing S2IBISv3
A Proposal for Developing S2IBISv3 Paul Franzon Michael Steer Automated Design Tools for Integrated Mixed Signal Microsystems (NeoCAD) Outline Background DARPA Program NeoCad Program Objectives Program
More informationThe Design of 2.4GHz LTCC Band-Pass Filters with Enhanced Stop-Band Characteristics Leung Wing Yan Kitty Sept. 15, 2001
ADS Application Notes Microwave Laboratory, Department of Electronic Engineering The Chinese University of Hong Kong The Design of 2.4GHz LTCC Band-Pass Filters with Enhanced Stop-Band Characteristics
More informationGenesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits
Genesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits Create the following schematics in Figure 1 with Genesys s schematic editor, which depicts two sections of a cascaded microstrip
More informationVirtuoso System Design Platform Unified system-aware platform for IC and package design
Unified system-aware platform for IC and package design The Cadence Virtuoso System Design Platform is a holistic, system-based solution that provides the functionality to drive simulation and LVS-clean
More informationAgilent EEsof EDA.
Agilent EEsof EDA This document is owned by Agilent Technologies, but is no longer kept current and may contain obsolete or inaccurate references. We regret any inconvenience this may cause. For the latest
More informationAdvanced Surface Based MoM Techniques for Packaging and Interconnect Analysis
Electrical Interconnect and Packaging Advanced Surface Based MoM Techniques for Packaging and Interconnect Analysis Jason Morsey Barry Rubin, Lijun Jiang, Lon Eisenberg, Alina Deutsch Introduction Fast
More informationWorkshop 3-1: Coax-Microstrip Transition
Workshop 3-1: Coax-Microstrip Transition 2015.0 Release Introduction to ANSYS HFSS 1 2015 ANSYS, Inc. Example Coax to Microstrip Transition Analysis of a Microstrip Transmission Line with SMA Edge Connector
More informationSmartSpice Analog Circuit Simulator Product Update. Yokohama, June 2004 Workshop
SmartSpice Analog Circuit Simulator Product Update Yokohama, June 2004 Workshop Agenda SmartSpice Products SmartSpice General Features SmartSpice New GUI SmartSpice New features Supported Models and Modeling
More informationChapter 4 Determining Cell Size
Chapter 4 Determining Cell Size Chapter 4 Determining Cell Size The third tutorial is designed to give you a demonstration in using the Cell Size Calculator to obtain the optimal cell size for your circuit
More informationAn Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation
An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation C. Chastang, A. Amédéo V. Poisson, P. Grison, F. Demuynck C. Gautier, F. Costa Thales Communications &
More informationSimulation and Modeling Techniques for Compact LTCC Packages
Simulation and Modeling Techniques for Compact LTCC Packages Ted A. Miracco, Lloyd Nakamura, Malcolm Edwards Applied Wave Research, Inc. 1960 East Grand Avenue, Ste 430 El Segundo, CA 90245 Tel. 310-726-3000,
More informationEDA Cloud ADS CIC EDA Cloud ADS Software User Manual
EDA Cloud ADS CIC EDA Cloud ADS Software User Manual ADS www.cic.org.tw Ver.4.0 0 2016/11 1.0 EDA cloud ADS Flow 2.0 2015.08 2 EDA Cloud ADS EM 3.0 2015.12 2 EDA Cloud ADS EM A B C 2.0 2 3 3.1 2016.04
More informationWhat s New in HyperLynx 8.0
What s New in HyperLynx 8.0 Copyright Mentor Graphics Corporation 2009 All Rights Reserved. Mentor Graphics, Board Station XE Flow, ViewDraw, Falcon Framework, IdeaStation, ICX and Tau are registered trademarks
More informationHFSS 14 Update for SI and RF Applications Markus Kopp Product Manager, Electronics ANSYS, Inc.
HFSS 14 Update for SI and RF Applications Markus Kopp Product Manager, Electronics ANSYS, Inc. 1 ANSYS, Inc. September 21, Advanced Solvers: Finite Arrays with DDM 2 ANSYS, Inc. September 21, Finite Arrays
More informationMEMS Pro v5.1 Layout Tutorial Physical Design Mask complexity
MEMS Pro v5.1 Layout Tutorial 1 Physical Design Mask complexity MEMS masks are complex with curvilinear geometries Verification of manufacturing design rules is important Automatic generation of mask layout
More informationElectromagnetics. R14 Update. Greg Pitner ANSYS, Inc. February 24, 2012
Electromagnetics R14 Update Greg Pitner 1 HFSS Version 14 2 HFSS Overview Advanced Integrated Solver Technologies Finite Arrays with Domain Decomposition Hybrid solving: FEBI, IE Regions Physical Optics
More informationBaseband IC Design Kits for Rapid System Realization
Baseband IC Design Kits for Rapid System Realization Lanbing Chen Cadence Design Systems Engineering Director John Rowland Spreadtrum Communications SVP of Hardware Engineering Agenda How to Speed Up IC
More informationEMPro Workshop. Version 4.0 Updated Feb, 2015
EMPro Workshop Version 4.0 Updated Feb, 2015 Agenda Page 2 Introduction Getting started with the standalone EMPro EM simulation work flow with examples Getting started with EMPro 3D component work flow
More informationAllegro Sigrity SI Streamlining the creation of high-speed interconnect on digital PCBs and IC packages
Streamlining the creation of high-speed interconnect on digital PCBs and IC packages The Cadence Allegro Sigrity signal integrity (SI) integrated high-speed design and analysis environment streamlines
More informationPDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05
PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05 Silvaco s What is a PDK? Which people build, use, and support PDKs? How do analog/mixed-signal/rf engineers use a PDK to design ICs? What is an analog/mixed-signal/rf
More informationVirtuoso Custom Design Platform GXL. Open Database. PDKs. Constraint Management. Customer IP
Virtuoso Custom Design Platform GL The Cadence Virtuoso custom design platform is the industry s leading design system for complete front-to-back analog, RF, mixed-signal, and custom digital design. The
More informationGuardian NET Layout Netlist Extractor
Outline What is Guardian NET Key Features Running Extraction Setup Panel Layout Annotation Layout Text Extraction Node Naming Electric Rule Checking (ERC) Layout Hierarchy Definition Hierarchy Checker
More informationLarge-Scale Full-Wave Simulation
Large-Scale Full-Wave Simulation Sharad Kapur and David Long Integrand Software, Inc. Areas of interest Consistent trends in IC design Increasing operating frequencies Modeling of passive structures (components,
More informationRAFT Tuner Design for Mobile Phones
RAFT Tuner Design for Mobile Phones Paratek Microwave Inc March 2009 1 RAFT General Description...3 1.1 RAFT Theory of Operation...3 1.2 Hardware Interface...5 1.3 Software Requirements...5 2 RAFT Design
More informationUsing Sonnet Interface in Eagleware-Elanix GENESYS. Sonnet Application Note: SAN-205A JULY 2005
Using Sonnet Interface in Eagleware-Elanix GENESYS Sonnet Application Note: SAN-205A JULY 2005 Description of Sonnet Suites Professional Sonnet Suites Professional is an industry leading full-wave 3D Planar
More informationEM Analysis of High Frequency Printed Circuit Boards. Dr.-Ing. Volker Mühlhaus
EM Analysis of High Frequency Printed Circuit Boards Dr.-Ing. Volker Mühlhaus volker@muehlhaus.com Agenda EM tools overview When to use EM analysis Application examples: Filters The importance of meshing
More informationHFSS Solver On Demand for Package and PCB Characterization Using Cadence. Greg Pitner
HFSS Solver On Demand for Package and PCB Characterization Using Cadence Greg Pitner 1 Problem Statement Usually SI engineers extract only the package or the pcb due to the trade offs between capacity
More informationHigh-Frequency Algorithmic Advances in EM Tools for Signal Integrity Part 1. electromagnetic. (EM) simulation. tool of the practic-
From January 2011 High Frequency Electronics Copyright 2011 Summit Technical Media, LLC High-Frequency Algorithmic Advances in EM Tools for Signal Integrity Part 1 By John Dunn AWR Corporation Only 30
More informationFirst Steps with ADS and Coax Modeling
First Steps with ADS and Coax Modeling ADS Session 1 Start ADS and Create an Empty Project Look for a desktop icon or start menu item entitled Advanced Design System 2009 ADS will start up and you will
More informationExercise 1. Section 2. Working in Capture
Exercise 1 Section 1. Introduction In this exercise, a simple circuit will be drawn in OrCAD Capture and a netlist file will be generated. Then the netlist file will be read into OrCAD Layout. In Layout,
More informationWhat s new in IC-CAP 2009?
What s new in IC-CAP 2009? Overview of the new features included in the upcoming release September 2009 Device Modeling Marketing Team Agilent EEsof EDA IC-CAP 2009 Release Page 1 Doc Version 1.4 Agenda
More informationANSYS HFSS: Layout Driven Assembly in ANSYS Electronics Desktop
Application Brief ANSYS HFSS: Layout Driven Assembly The ANSYS Electronics Desktop (AEDT) is an integrated environment with an easy-to-use interface that provides a streamlined workflow between ANSYS EM
More informationSorting Through EM Simulators
DesignFeature DAVE MORRIS Application Engineer Agilent Technologies, Lakeside, Cheadle Royal Business Park, Stockport 3K8 3GR, England; e-mail: david_morris@agilent.com, www.agilent.com. ELECTRONICALLY
More informationSPISim1. SPISim Modeling Suite. IBIS, IBIS-AMI model generation and general modeling
SPISim1 SPISim Modeling Suite IBIS, IBIS-AMI model generation and general modeling SPISim EDA expertise in Signal, Power Integrity and Simulation EDA focusing on SI and PI: SPISim is an EDA company specialized
More informationHFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner
HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner 1 ANSYS, Inc. September 14, Problem Statement Usually SI engineers extract only the package or the pcb due to the trade-offs
More informationEfficient Meshing in Sonnet
Efficient Meshing in Sonnet Purpose of this document: In this document, we will discuss efficient meshing in Sonnet, based on a wide variety of application examples. It will be shown how manual changes
More informationALLEGRO DESIGN ENTRY HDL 610
DATASHEET ALLEGRO DESIGN ENTRY HDL 610 ROBUST AND HIGHLY INTEGRATED SCHEMATIC DESIGN Cadence Allegro Design Entry HDL 610, a 600 series product within the Allegro system interconnect design platform, offers
More informationApplication Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationLecture 2: Introduction
Lecture 2: Introduction v2015.0 Release ANSYS HFSS for Antenna Design 1 2015 ANSYS, Inc. Multiple Advanced Techniques Allow HFSS to Excel at a Wide Variety of Applications Platform Integration and RCS
More informationGETTING STARTED WITH ADS
ADS Startup Tutorial v2 Page 1 of 17 GETTING STARTED WITH ADS Advanced Design System (ADS) from Agilent Technologies is an extremely powerful design tool for many aspects of electrical and computer engineering
More informationKeysight Technologies Quick Start Guide for ADS in Power Electronics. Demo Guide
Keysight Technologies Quick Start Guide for ADS in Power Electronics Demo Guide 02 Keysight Quick Start Guide for ADS in Power Electronics - Demo Guide Why Evaluate ADS? Trends in Switched Mode Power Supplies
More informationOrCAD PCB Editor Menu comparison
A Parallel Systems Technical Note OrCAD PCB Editor menu comparison OrCAD PCB Editor Menu comparison Cadence introduced a new easy to use menu in the 16.6-2015 (Hotfix S051) release. This new menu structure
More informationAdvanced Design System - ADS
Advanced Design System - ADS Timo Kumpuniemi Part of Simulations and Tools for Telecommunication Course Contents 1. Introduction 2. Structure of ADS 3. Simulation levels 4. Operating environment 5. Example
More informationCBCL Limited Tool Palettes Tutorial 2012 REV. 01. CBCL Design Management & Best CAD Practices. Our Vision
CBCL Limited Tool Palettes Tutorial CBCL Design Management & Best CAD Practices 2012 REV. 01 Our Vision To be the most respected and successful Atlantic Canada based employeeowned firm, delivering multidiscipline
More informationMiniature Ceramic Thin Film Filters
Miniature Ceramic Thin Film Filters Gavin A. Ripley Principal RF Engineer (BSC Filters ltd.) Abstract This presentation describes the design and manufacture of surface mount miniaturised filters offering
More informationALLEGRO DESIGN ENTRY HDL 610
DATASHEET ALLEGRO DESIGN ENTRY HDL 610 ROBUST AND HIGHLY INTEGRATED SCHEMATIC DESIGN Cadence Allegro Design Entry HDL 610, a 600 series product within the Allegro system interconnect design platform, offers
More informationAt Sonnet, we've been developing 3D planar high frequency EM software since 1983, and our software has earned a solid reputation as the world's most
14.52 Rev 1.0 At Sonnet, we've been developing 3D planar high frequency EM software since 1983, and our software has earned a solid reputation as the world's most accurate commercial planar EM analysis
More informationEnabling SI Productivity Part 2. Venkatesh Seetharam Aaron Edwards
Enabling SI Productivity Part 2 Venkatesh Seetharam Aaron Edwards 1 Problem Statement SI engineers use simulation software to squeeze the most performance out of their design. They will tend to focus on
More informationAltium Designer Functional Areas
Altium Designer Functional Areas Why Data Management The Idea behind Altium Designer Copyright 2013 Altium Limited Functional units of AD JK, v 2.3 2 ONE Tool for each Electronic Design Engineer What exactly
More informationWorkshop 5-1: Dynamic Link
Workshop 5-1: Dynamic Link 2015.0 Release ANSYS HFSS for Antenna Design 1 2015 ANSYS, Inc. Overview Linear Circuit Overview Dynamic Link Push Excitations Dynamic Link Example: Impedance Matching of Log-Periodic
More informationDesign rule illustrations for the AMI C5N process can be found at:
Cadence Tutorial B: Layout, DRC, Extraction, and LVS Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Revised by C Young & Waqar A Qureshi -FS08 Document Contents Introduction
More informationTechSearch International, Inc.
Silicon Interposers: Ghost of the Past or a New Opportunity? Linda C. Matthew TechSearch International, Inc. www.techsearchinc.com Outline History of Silicon Carriers Thin film on silicon examples Multichip
More informationMicrowave Office Training
Microwave Office Training Schematic Layout Schematic Layout Schematic View Circuit We are Here! Schematic Layout View External World Need Export Mapping Two views of the same circuit! - including connectivity
More informationRealize Your Product Promise. DesignerRF
Realize Your Product Promise DesignerRF Four-element antenna array showing current distribution and far-field gain, created in DesignerRF using layout editor and solved via HFSS with Solver on Demand technology
More informationMoving to Altium Designer from Pads Logic and PADS Layout
Moving to Altium Designer from Pads Logic and PADS Layout Old Content - visit altium.com/documentation Modified by on 13-Sep-2017 Translating complete PADS Logic and PADS Layout designs, including PCB,
More informationHipex Full-Chip Parasitic Extraction
What is Hipex? products perform 3D-accurate and 2D-fast extraction of parasitic capacitors and resistors from hierarchical layouts into hierarchical transistor-level netlists using nanometer process technology
More informationFEKO Tutorial I. Mohammad S. Sharawi, Ph.D. Electrical Engineering Department
Mohammad S. Sharawi, Ph.D. Electrical Engineering Department This tutorial will get you started with FEKO. FEKO is a full-wave electromagnetic field simulator that is based on the Method of Moments (MoM).
More informationRevision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410
Cadence Analog Tutorial 1: Schematic Entry and Transistor Characterization Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Revision Notes: July2004 Generate tutorial for
More informationRelease Notes Version 5
Release Notes Version 5 Version 5.1 (2017-01-31) Solder Joint Fatigue Calculix Support for Column Grid Array (CGA) modeling for Solder Joint Fatigue FEA analysis and the Solder Fatigue tool has been added
More informationC Allegro Package Designer Flows
1 Allegro User Guide: Getting Started with Physical Design Product Version 16.6 October 2012 C Allegro Package Designer Flows This appendix presents design flows that illustrate the use of the Allegro
More informationAchieve more with light.
Achieve more with light. Comprehensive suite of leading photonic design tools. Component Design Multiphysics Component Design Lumerical s highly integrated suite of component design tools is purposebuilt
More informationAllegro Design Authoring
Create design intent with ease for simple to complex designs Systems companies looking to create new products at the lowest possible cost need a way to author their designs with ease in a shorter, more
More informationCreating a PCB Design with OrCAD PCB Editor
Creating a PCB Design with OrCAD PCB Editor This guide is focused on learning how to create a PCB (Printed Circuit board) design. The guide will make use of the PCB Flow menu that is part of this workshop
More informationtake control of your photonics design flow Photonic-Electronic IC design and implementation Pieter Dumon 27/09/2016
take control of your photonics design flow Photonic-Electronic IC design and implementation Pieter Dumon 27/09/2016 Giving photonic IC designers the same power as electronic IC designers. Make it possible
More informationWhat s New in PADS
What s New in PADS 2007.4 Copyright Mentor Graphics Corporation 2008 All Rights Reserved. Mentor Graphics, Board Station, ViewDraw, Falcon Framework, IdeaStation, ICX and Tau are registered trademarks
More informationOptimization of Modern Memory
System Design, Verificationand and Optimization of Modern Memory Interfaces (DDR3) Santa Clara, Aug 23 rd 2011 Robert Myoung Sr. Application Engineer 1 Agenda Introduction ECAD Geometry Translation SI/PI
More informationAWR. White Paper. Exactly How Electromagnetic Should Be Part of a Design Flow! introduction
Extract Flow introduction Modern RF/microwave design flows make extensive use of electromagnetic (EM) analysis in many ways, and its co-existence and concurrency with circuit design and analysis can not
More informationModel Builder Program (MBP) Complete Silicon Turnkey Device Modeling Software
Model Builder Program (MBP) Complete Silicon Turnkey Device Modeling Software Introduction Model Builder Program (MBP) is a complete modeling solution that integrates SPICE simulation, model parameter
More informationLesson 1: Getting Started with OrCAD Capture
1 Lesson 1: Getting Started with OrCAD Capture Lesson Objectives Discuss design flow using OrCAD Capture Learn how to start OrCAD Capture The OrCAD Capture Start Page Open an existing Project Explore the
More informationLayer Stackup Wizard: Intuitive Pre-Layout Design
Application Brief Layer Stackup Wizard: Intuitive Pre-Layout Design INTRODUCTION This Application Brief describes the Layer Stackup Wizard, a powerful utility within ANSYS SIwave for pre-layout stackup
More informationGetting Started with RF & Microwave Design with AWR Micrawave Office Andriy Gordiyenko, RF-Engineering & Consulting Aribonenstr 15, D-81669, München
Microwave for Practice Getting Started with RF & Microwave Design with AWR Micrawave Office Aribonenstr 15, D-81669, München AWR MWO and VSS is a next generation RF-design environment providing best simulation
More informationAt Sonnet, we've been developing 3D planar high frequency EM software since 1983, and our software has earned a solid reputation as the world's most
14.52 Rev 1.0 At Sonnet, we've been developing 3D planar high frequency EM software since 1983, and our software has earned a solid reputation as the world's most accurate commercial planar EM analysis
More information