DESIGN AND ANALYSIS OF DISTRIBUTED EMBEDDED SYSTEMS
|
|
|
- Veronica Miles
- 5 years ago
- Views:
Transcription
1 DESIGN AND ANALYSIS OF DISTRIBUTED EMBEDDED SYSTEMS IFIP 17 th World Computer Congress TC10 Stream on Distributed and Parallel Embedded Systems (DIPES2002) August 25-29, 2002, Montreal, Quebec, Canada Edited by Bernd Kleinjohann Germany K.H. (Kane) Kim University of California, Irvine (UCI) USA Lisa Kleinjohann Germany - Achim Rettberg Germany KLUWER ACADEMIC PUBLISHERS BOSTON / DORDRECHT / LONDON
2 Contents Preface Workshop Organization ix xi Session 1: Modelling and Specification Can UML be a System-Level Language for Embedded Software? Joao M. Fernandes, Ricardo J. Machado 1 PEARL for Distributed Embedded Systems Roman Gumzej, Wolfgang A. Halang 11 Universal Plug and Play Machine Models Uwe Gldsser, Margus Veanes 21 Session 2: Specification and Analysis Analysis of Event-Driven Real-Time Systems with Time Petri Nets: A Translation-Based Approach Zonghua Gu, Kang G. Shin 31 Petri Net Based Design of Reconfigurable Embedded Real-Time Systems Carsten Rust, Friedhelm Stappert, Reinhard Bernhardi-Grisson 41 Model Checking Robustness to Desynchronization Jean-Pierre Talpin 51
3 VI Session 3: Verification and Validation A Semi-Formal Method to Verify Correctness of Functional Requirements Specifications of Complex Systems Nihal Kececi, Wolfgang A. Halang, Alain Abran 61 Towards Design Verification and Validation at Multiple Levels of Abstraction Holger Giese, Martin Kardos, Ulrich Nickel 71 Modeling and Verification of Pipelined Embedded Processors in the Presence of Hazards and Exceptions Prabhat Mishra, Nikil Dutt 81 Session 4: Fault Tolerance and Detection Statistical Analysis of a Hybrid Replication Model Emerson Rogerio de Oliveira Junior, Ingrid Jansch Porto 91 Building Embedded Fault-Tolerant Systems for Critical Applications: An Experimental Study Paul Townend, Jie Xu, Malcolm Munro 101 Fault Detection in Safety-Critical Embedded Systems Domen Verber, Matjaz Colnaric, Wolfgang A. Halang 113 Session 5: Middleware and Reuse Dependability Characterization of Middleware Services Eric Marsden, Nicolas Perrot, Jean-Charles Fabre, Jean Arlat 121 Adaptive Middleware for Ubiquitous Computing Environments Steven S. You, Fariaz Karim 131 Finegrained Application Specific Customization of Embedded Software Danilo Beuche, Olaf Spinczyk, Wolfgang Schroder-Preikschat 141
4 Vll Session 6: Timing and Performance Analysis Checking the Temporal Behaviour of Distributed and Parallel Embedded-Systems Wolfgang A. Halang, Nihal Kececi, Grace Tsai 153 Transforming Execution-Time Boundable Code into Temporally Predictable Code Peter Puschner 163 Bottom-Up Performance Analysis of HW/SW Platforms Kai Richter, Dirk Ziegenbein, Marek Jersak, Rolf Ernst 173 Session 7: Partitioning and Scheduling Temporal Partitioning and Sequencing of Dataflow Graphs on Reconfigurable Systems Christophe Bobda 185 Integration of Low Power Analysis into High-Level Synthesis Achim Rettberg, Bernd Kleinjohann, Franz J. Ramfnig 195 Going Beyond Deadline-Driven Low-Level Scheduling in Distributed Real-Time Computing Systems K. H. (Kane) Kim, Juqiang Liu 205 Session 8: Communication and Application IEEE-1394 A Standard to Interconnect Distributed Systems Romualdo Santamaria 217 Deterministic and High-Performance Communication System for the Distributed Control of Mechatronic Systems Using the IEEE 1394a M. Zanella, T. Lehmann, T. Hestermeyer, A. Pottharst 227 A Consistent Design Methodology for Configurable HW/SW-Interfaces in Embedded Systems Stefan Ihmor, Markus Visarius, Wolfram Hardt 237 Low Latency Color Segmentation on Embedded Real-Time Systems Dirk Stickling, Bernd Kleinjohann 247
5 via Session 9: Design Methods and Frameworks Soft IP Design Framework Using Metaprogramming Techniques Vytautas Stuikys, Robertas Damasevicius, Giedrius Ziberkas, Giedrius Majauskas 257 How to integrate Webservices in Embedded System Design? Achim Rettberg, Wolfgang Thronicke 267 Design and Realization of Distributed Real-Time Controllers for Mechatronic Systems M. Deppe, M. Zanella 277
ARCHITECTURE AND DESIGN OF DISTRIBUTED EMBEDDED SYSTEMS
ARCHITECTURE AND DESIGN OF DISTRIBUTED EMBEDDED SYSTEMS IFIP - The International Federation for Information Processing IFIP was founded in 1960 under the auspices of UNESCO, following the First World Computer
FROM TIME-TRIGGERED TO TIME-DETERMINISTIC REAL-TIME SYSTEMS
FROM TIME-TRIGGERED TO TIME-DETERMINISTIC REAL-TIME SYSTEMS Peter Puschner and Raimund Kirner Vienna University of Technology, A-1040 Vienna, Austria {peter, raimund}@vmars.tuwien.ac.at Abstract Keywords:
DESIGN METHODS AND APPLICATIONS FOR DISTRIBUTED EMBEDDED SYSTEMS
DESIGN METHODS AND APPLICATIONS FOR DISTRIBUTED EMBEDDED SYSTEMS IFIP The International Federation for Information Processing IFIP was founded in 1960 under the auspices of UNESCO, following the First
Single-Path Programming on a Chip-Multiprocessor System
Single-Path Programming on a Chip-Multiprocessor System Martin Schoeberl, Peter Puschner, and Raimund Kirner Vienna University of Technology, Austria mschoebe@mail.tuwien.ac.at, {peter,raimund}@vmars.tuwien.ac.at
A Consistent Design Methodology for Configurable HW/SW-Interfaces in Embedded Systems Embedded Systems Design
A Consistent Design Methodology for Configurable HW/SW-Interfaces in Embedded Systems Embedded Systems Design Stefan llimor, Markus Visarius, Wolfram Hardt {ihmor I visi I hardt}@upb.de University of Paderborn,
Safety-critical embedded systems, fault-tolerant control systems, fault detection, fault localization and isolation
Fault detection in safety-critical embedded systems nomen VERBER i, MA TJAl COLNARIC i, AND WOLFGANG A. HALANG 2 JUniversity of Maribor, Faculty of Electrical Engineering and Computer Science, 2000 Maribor,
Modeling of Dynamically Modifiable Embedded Real-Time Systems
ing of Dynamically Modifiable Embedded Real-Time Systems Franz Rammig University of Paderborn Heinz Nixdorf Institute Paderborn, Germany Email: franz@hni.upb.de Telephone: ++49 5251 606500 Fax: ++49 5251
UML for SOC Design GRANT MARTIN WOLFGANG MÜLLER. Edited by. Tensilica Inc., Santa Clara, CA, USA. and. University of Paderborn, Germany
UML FOR SOC DESIGN UML for SOC Design Edited by GRANT MARTIN Tensilica Inc., Santa Clara, CA, USA and WOLFGANG MÜLLER University of Paderborn, Germany A C.I.P. Catalogue record for this book is available
Classification of Code Annotations and Discussion of Compiler-Support for Worst-Case Execution Time Analysis
Proceedings of the 5th Intl Workshop on Worst-Case Execution Time (WCET) Analysis Page 41 of 49 Classification of Code Annotations and Discussion of Compiler-Support for Worst-Case Execution Time Analysis
Application of Design Patterns for Hardware Design
4.3 Application of Design Patterns for Hardware Design Robertas Damaševičius, Giedrius Majauskas, Vytautas Štuikys Kaunas University of Technology, Software Engineering Department Studentų 50, 3031-Kaunas,
A Design Methodology for Application-specific Real-Time Interfaces
A Design Methodology for Application-specific Real-Time Interfaces S. Ihmor, M. Visarius, W. Hardt Informatik- und Prozess Labor (IPL), Paderborn University, {ihmor, visi, hardt }@upb.de Abstract The complexity
An Operating System for a Time-Predictable Computing Node
An Operating System for a Time-Predictable Computing Node Guenter Khyo, Peter Puschner, and Martin Delvai Vienna University of Technology Institute of Computer Enginering A1040 Vienna, Austria peter@vmars.tuwien.ac.at
System Design and Methodology/ Embedded Systems Design (Modeling and Design of Embedded Systems)
Design&Methodologies Fö 1&2-1 Design&Methodologies Fö 1&2-2 Course Information Design and Methodology/ Embedded s Design (Modeling and Design of Embedded s) TDTS07/TDDI08 Web page: http://www.ida.liu.se/~tdts07
Self-Coordination as Fundamental Concept for Cyber Physical Systems
Self-Coordination as Fundamental Concept for Cyber Physical Systems Franz J. Rammig Heinz Nixdorf Institut Universität Paderborn, Paderborn, Germany franz@upb.de Abstract. In this paper we discuss using
Proceedings. 14 th IEEE International Workshop on. Rapid Systems Prototyping RSP 2003
Proceedings 14 th IEEE International Workshop on Rapid Systems Prototyping RSP 2003 Proceedings 14 th IEEE International Workshop on Rapid Systems Prototyping San Diego, California, USA June 9 11, 2003
A Single-Path Chip-Multiprocessor System
A Single-Path Chip-Multiprocessor System Martin Schoeberl, Peter Puschner, and Raimund Kirner Institute of Computer Engineering Vienna University of Technology, Austria mschoebe@mail.tuwien.ac.at, {peter,raimund}@vmars.tuwien.ac.at
A MULTI-LEVEL DESIGN PATTERN FOR EMBEDDED SOFTWARE *
A MULTI-LEVEL DESIGN PATTERN FOR EMBEDDED SOFTWARE * Ricardo J. Machado and João M. Fernandes Dept. Sistemas de Informação & Dept. Informática, Universidade do Minho, Portugal Abstract: It is a common
Introduction to the Distributed Real-Time System
Introduction to the Distributed Real-Time System Insup Lee Department of Computer and Information Science School of Engineering and Applied Science University of Pennsylvania www.cis.upenn.edu/~lee/ CIS
A SEMI-FORMAL METHOD TO VERIFY CORRECTNESS OF FUNCTIONAL REQUIREMENTS SPECIFICATIONS OF COMPLEX EMBEDDED SYSTEM
A SEMI-FORMAL METHOD TO VERIFY CORRECTNESS OF FUNCTIONAL REQUIREMENTS SPECIFICATIONS OF Nihal Kececi Department of Computer Science Université du Québec à Montréal Software Engineering Management Research
Soft IP Design Framework Using Metaprogramming Techniques
Soft IP Design Framework Using Metaprogramming Techniques Vytautas Stuikys, Robertas Giedrius Ziberkas, and Giedrius Majauskas Kaunas University o/technology. Software Engineering Department Studentu 50.
INFORMATION TECHNOLOGY Selected Tutorials
INFORMATION TECHNOLOGY Selected Tutorials IFIP The International Federation for Information Processing IFIP was founded in 1960 under the auspices of UNESCO, following the First World Computer Congress
- - PARADISE: Design Environment for Parallel & Distributed, Embedded Real-Time
PARADISE: Design Environment for Parallel & Distributed, Embedded Real-Time - - Systems W.Hardt, P. Altenbernd, C. Bake, G. Del Castillo, C. Ditze, E.Erpenbach, U. Glasser, B. Kleinjohann, G. Lehrenfeld,
Group SOZ Evaluation of Project. CSE 4461 Hypermedia & Multimedia Tech XI SONG, SHUNICHI OCHIAI, XIAO ZENG
Group SOZ Evaluation of Project CSE 4461 Hypermedia & Multimedia Tech XI SONG, SHUNICHI OCHIAI, XIAO ZENG Since last presentation... Made hypermedia system. Changed the testing material. Changed to screen
Formal Modeling and Analysis of Stream Processing Systems
Formal Modeling and Analysis of Stream Processing Systems (cont.) Linh T.X. Phan March 2009 Computer and Information Science University of Pennsylvania 1 Previous Lecture General concepts of the performance
From Temporal Partitioning and Temporal Placement to Algorithmic Skeletons
From Temporal Partitioning and Temporal Placement to Algorithmic Skeletons Florian Dittmann, Franz J. Rammig Heinz Nixdorf Institute University of Paderborn, Germany Motivation Making reconfigurable computing
A SELF-CONTROLLED AND DYNAMICALLY RECONFIGURABLE ARCHITECTURE*
A SELF-CONTROLLED AND DYNAMICALLY RECONFIGURABLE ARCHITECTURE* Florian Dittmann, Achim Rettberg University of Paderborn, Germany roichen@upb.de, achim@c-lab.de Abstract: Keywords: Reconfigurable systems
Heterogeneous Information Systems Integration: Organizations and Methodologies
Heterogeneous Information Systems Integration: Organizations and Methodologies Ricardo J. Machado 1 and João M. Fernandes 2 1 Dep. Sistemas de Informação, Universidade do Minho, Guimarães, Portugal 2 Dept.
PEARL for Distributed Embedded Systems "Object Oriented Perspective"
PEARL for Distributed Embedded Systems "Object Oriented Perspective" Roman Gumzej & Wolfgang A. Halang University of Maribor FernUniversiUit Hagen Faculty of Electrical Engineering and Computer Science
Model transformation and scheduling analysis of an AUTOSAR system
Model transformation and scheduling analysis of an AUTOSAR system Ahmed Daghsen, Khaled Chaaban, Sébastien Saudrais ESTACA campus ouest Embedded systems laboratory Laval, 53000, France ahmed.daghsen@estaca.fr
Hardware/Software Co-design
Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction
Development of Distributed Programming Developing Tool-Kit Based on Object Group Model
Development of Distributed Programming Developing Tool-Kit Based on Object Group Model Jeong-Taek Lim, Su-Chong Joo School of Electrical, Electronic and Information Engineering, Wonkwang University, Korea
From Analysis to Code Generation of Distributed Systems with a UML-Based Formal Environment Named TURTLE 2005
From Analysis to Code Generation of Distributed Systems with a UML-Based Formal Environment Named TURTLE 2005 Ludovic Apvrille ludovic.apvrille@enst.fr Eurecom, Office 223 Ludovic Apvrille - October 12,
Rapid Prototyping of Real-Time Communication A Case-Study: Interacting robots
Rapid Prototyping of Real-Time Communication A Case-Study: Interacting robots S. Ihmor, N. Bastos Jr., R. Cardoso Klein, M. Visarius, W. Hardt Informatik- und Prozess Labor (IPL), University of Paderborn,
Hardware Design and Simulation for Verification
Hardware Design and Simulation for Verification by N. Bombieri, F. Fummi, and G. Pravadelli Universit`a di Verona, Italy (in M. Bernardo and A. Cimatti Eds., Formal Methods for Hardware Verification, Lecture
SpecC Methodology for High-Level Modeling
EDP 2002 9 th IEEE/DATC Electronic Design Processes Workshop SpecC Methodology for High-Level Modeling Rainer Dömer Daniel D. Gajski Andreas Gerstlauer Center for Embedded Computer Systems Universitiy
Modeling Event Stream Hierarchies with Hierarchical Event Models
Modeling Event Stream Hierarchies with Hierarchical Event Models Jonas Rox, Rolf Ernst Institute of Computer and Communication Network Engineering Technical University of Braunschweig D-38106 Braunschweig
Fuzzy Set Theory and Its Applications. Second, Revised Edition. H.-J. Zimmermann. Kluwer Academic Publishers Boston / Dordrecht/ London
Fuzzy Set Theory and Its Applications Second, Revised Edition H.-J. Zimmermann KM ff Kluwer Academic Publishers Boston / Dordrecht/ London Contents List of Figures List of Tables Foreword Preface Preface
Enabling Scheduling Analysis of Heterogeneous Systems with Multi-Rate Data Dependencies and Rate Intervals
28.2 Enabling Scheduling Analysis of Heterogeneous Systems with Multi-Rate Data Dependencies and Rate Intervals Marek Jersak, Rolf Ernst Technical University of Braunschweig Institute of Computer and Communication
Software architecture in ASPICE and Even-André Karlsson
Software architecture in ASPICE and 26262 Even-André Karlsson Agenda Overall comparison (3 min) Why is the architecture documentation difficult? (2 min) ASPICE requirements (8 min) 26262 requirements (12
THE DESIGNER S GUIDE TO VERILOG-AMS
THE DESIGNER S GUIDE TO VERILOG-AMS THE DESIGNER S GUIDE BOOK SERIES Consulting Editor Kenneth S. Kundert Books in the series: The Designer s Guide to Verilog-AMS ISBN: 1-00-80-1 The Designer s Guide to
Towards a Middleware Approach for a Self-configurable Automotive Embedded System
Towards a Middleware Approach for a Self-configurable Automotive Embedded System Isabell Jahnich 1, Ina Podolski 1, and Achim Rettberg 2 1 University of Paderborn/C-LAB, Germany, 2 Carl von Ossietzky University
APPROACH FOR FORMAL VERIFICATION OF A BIT-SERIAL PIPELINED ARCHITECTURE
APPROACH FOR FORMAL VERIFICATION OF A BIT-SERIAL PIPELINED ARCHITECTURE University of Paderborn/C-LAB, Germany {henning.zabel, achim.rettberg, alexander.krupp}@c-lab.de Abstract: This paper presents a
COMPASS GRAPHICAL MODELLER
COMPASS GRAPHICAL MODELLER Viet Yen Nguyen Software Modelling and Verification Group RWTH Aachen University Final Presentation Days, April 2012, ESTEC Christian Dehnert, Joost-Pieter Katoen, Thomas Noll
HW/SW Design Space Exploration on the Production Cell Setup
HW/SW Design Space Exploration on the Production Cell Setup Communicating Process Architectures 2009, Formal Methods Week Eindhoven University of Technology, The Netherlands, 04-11-2009 Marcel A. Groothuis,
Resilient Smart Grids
Resilient Smart Grids André Teixeira Kaveh Paridari, Henrik Sandberg KTH Royal Institute of Technology, Sweden SPARKS 2nd Stakeholder Workshop Cork, Ireland March 25th, 2015 Legacy Distribution Grids Main
Modeling Intelligent Embedded Real-Time Systems using High-Level Petri Nets
Modeling Intelligent Embedded Real-Time Systems using High-Level Petri Nets Carsten Rust and Bernd Kleinjohann C-LAB 1,Fürstenallee 11, 33094 Paderborn, Germany WWW: http://www.c-lab.de/ Email: {car, bernd}@c-lab.de
FPGAs: Instant Access
FPGAs: Instant Access Clive"Max"Maxfield AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY TOKYO % ELSEVIER Newnes is an imprint of Elsevier Newnes Contents
Towards Design Verification and Validation at Multiple Levels of Abstraction Correct Design of Distributed Production Control Systems
Towards Design Verification and Validation at Multiple Levels of Abstraction Correct Design of Distributed Production Control Systems Holger Giese, Martin Kardos, and Ulrich Nickel University of Paderbom,
SPARK: A Parallelizing High-Level Synthesis Framework
SPARK: A Parallelizing High-Level Synthesis Framework Sumit Gupta Rajesh Gupta, Nikil Dutt, Alex Nicolau Center for Embedded Computer Systems University of California, Irvine and San Diego http://www.cecs.uci.edu/~spark
Applied Formal Methods - From CSP to Executable Hybrid Specifications
Applied Formal Methods - From CSP to Executable Hybrid Specifications Jan Peleska Technologie-Zentrum Informatik TZI, Universität Bremen and Verified Systems International GmbH, jp@verified.de Overview
Introduction to Formal Methods
2008 Spring Software Special Development 1 Introduction to Formal Methods Part I : Formal Specification i JUNBEOM YOO jbyoo@knokuk.ac.kr Reference AS Specifier s Introduction to Formal lmethods Jeannette
Open PROMOL: An Experimental Language for Target Program Modification
Open PROMOL: An Experimental Language for Target Program Modification Vytautas Štuikys, Robertas Damaševičius, Giedrius Ziberkas Software Engineering Department, Kaunas University of Technology Studentų
PROFILING SPECIFICATION PEARL DESIGNS Try before build
PROFILING SPECIFICATION PEARL DESIGNS Try before build Roman Gumzej 1, 1 and Wolfgang A. Halang 2 1 University of Maribor, Faculty of Electrical Engineering and Computer Science, Smetanova 17, SI-2000
System-level co-modeling AADL and Simulink specifications using Polychrony (and Syndex)
System-level co-modeling AADL and Simulink specifications using Polychrony (and Syndex) AADL Standards Meeting June 6., 2011 Jean-Pierre Talpin, INRIA Parts of this presentation are joint work with Paul,
Embedded software design with Polychrony
Embedded software design with Polychrony DATE 09 tutorial on Correct-by-Construction Embedded Software Synthesis: Formal Frameworks, Methodologies, and Tools Jean-Pierre Talpin, RIA List of contributors
Contents. Preface. 1 An Introduction to Web Engineering 1 Gerti Kappel, Birgit Pröll, Siegfried Reich, Werner Retschitzegger. 1.1 Motivation...
Gerti Kappel ftoc.tex V2 - March 31, 2006 4:11 P.M. Page v v Preface Forward xv xvii 1 An Introduction to Web Engineering 1 Gerti Kappel, Birgit Pröll, Siegfried Reich, Werner Retschitzegger 1.1 Motivation...
Hardware Synthesis of UML-Models
Hardware Synthesis of UML-Models Thomas Beierlein Dominik Fröhlich Bernd Steinbach Hochschule Mittweida TU Bergakademie Freiberg TU Bergakademie Freiberg Labor Embedded Control Inst. of Computer Science
Composable Architecture & Design Applying Product Line and Systems of Systems Concepts to the Design of Unique, Complex Cyber-Physical Systems
Composable Architecture & Design Applying Product Line and Systems of Systems Concepts to the Design of Unique, Complex Cyber-Physical Systems 12/03/2014 Christopher Oster About Me B.S. Computer Science,
Breaking Down Complexity for Reliable System-Level Timing Validation
Breaking Down Complexity for Reliable System-Level Timing Validation Dirk Ziegenbein, Marek Jersak, Kai Richter, and Rolf Ernst Institute for Computer and Communication Network Engineering Technical University
Deterministic Ethernet & Unified Networking
Deterministic Ethernet & Unified Networking Never bet against Ethernet Mirko Jakovljevic mirko.jakovljevic@tttech.com www.tttech.com Copyright TTTech Computertechnik AG. All rights reserved. About TTTech
LOGICAL OPERATOR USAGE IN STRUCTURAL MODELLING
LOGICAL OPERATOR USAGE IN STRUCTURAL MODELLING Ieva Zeltmate (a) (a) Riga Technical University, Faculty of Computer Science and Information Technology Department of System Theory and Design ieva.zeltmate@gmail.com
DENETS HIDENETS DENETS. Highly Dependable IP-based Networks and Services (FP6 STREP, Jan Dec 2008)
HI Highly Dependable IP-based Networks and Services (FP6 STREP, Jan. 2006-Dec 2008) End-to-end resilience solutions for vehicular scenarios 1 HI Partners 2 Overview The HI project: goals and challenges
MULTIMEDIA INFORMATION STORAGE AND MANAGEMENT
MULTIMEDIA INFORMATION STORAGE AND MANAGEMENT EDITED BY Soon M. Chung Dept. of Computer Science and Engineering Wright State University Dayton, Ohio 45435, USA KLUWER ACADEMIC PUBLISHERS Boston/London/Dordrecht
RETARGETABLE CODE GENERATION FOR DIGITAL SIGNAL PROCESSORS
RETARGETABLE CODE GENERATION FOR DIGITAL SIGNAL PROCESSORS RETARGETABLE CODE GENERATION FOR DIGITAL SIGNAL PROCESSORS Rainer LEUPERS University of Dortmund Department of Computer Science Dortmund, Germany
Semantics-Based Integration of Embedded Systems Models
Semantics-Based Integration of Embedded Systems Models Project András Balogh, OptixWare Research & Development Ltd. n 100021 Outline Embedded systems overview Overview of the GENESYS-INDEXYS approach Current
Issues in Testing Electronic Commerce Systems
Issues in Testing Electronic Commerce Systems Kassem Saleh 1 and Robert Probert University of Ottawa, School of Information Technology and Engineering (SITE) P.O.Box 450, Stn A, Ottawa, Ontario, Canada
COMMUNICATION SYSTEMS The State of the Art
COMMUNICATION SYSTEMS The State of the Art IFIP The International Federation for Information Processing lfip was founded in 1960 under the auspices of UNESCO, following the First World Computer Congress
Finegrained Application Specific Customization of Embedded Software l Some Considerations
Finegrained Application Specific Customization of Embedded Software l Some Considerations Danilo Beuche, Olaf Spinczyk, Wolfgang SchrOder-Preikschat Otto-von-Guericke-Universitiit Magdeburg Abstract: Key
Modeling and Verification of RBC Handover Protocol
Available online at www.sciencedirect.com Electronic Notes in Theoretical Computer Science 309 (2014) 51 62 www.elsevier.com/locate/entcs Modeling and Verification of RBC Handover Protocol Kai Yang 1,2
Mixed Critical Architecture Requirements (MCAR)
Superior Products Through Innovation Approved for Public Release; distribution is unlimited. (PIRA AER200905019) Mixed Critical Architecture Requirements (MCAR) Copyright 2009 Lockheed Martin Corporation
TIME-CONSTRAINED TRANSACTION MANAGEMENT. Real-Time Constraints in Database Transaction Systems
TIME-CONSTRAINED TRANSACTION MANAGEMENT Real-Time Constraints in Database Transaction Systems The Kluwer International Series on ADV ANCES IN DATABASE SYSTEMS Other books in the Series: Series Editor Ahmed
A Data-Centric Approach for Modular Assurance Abstract. Keywords: 1 Introduction
A Data-Centric Approach for Modular Assurance Gabriela F. Ciocarlie, Heidi Schubert and Rose Wahlin Real-Time Innovations, Inc. {gabriela, heidi, rose}@rti.com Abstract. A mixed-criticality system is one
Component-based Engineering for Embedded Systems USA EU workshop
July 7, 2005 Component-based Engineering for Embedded Systems USA EU workshop Philippe Kajfasz philippe.kajfasz@fr.thalesgroup.com July 7, 2005 Software part in RT/E Systems is increasing RT/E Systems
AUDIO SIGNAL PROCESSING FOR NEXT- GENERATION MULTIMEDIA COMMUNI CATION SYSTEMS
AUDIO SIGNAL PROCESSING FOR NEXT- GENERATION MULTIMEDIA COMMUNI CATION SYSTEMS Edited by YITENG (ARDEN) HUANG Bell Laboratories, Lucent Technologies JACOB BENESTY Universite du Quebec, INRS-EMT Kluwer
SPECC: SPECIFICATION LANGUAGE AND METHODOLOGY
SPECC: SPECIFICATION LANGUAGE AND METHODOLOGY SPECC: SPECIFICATION LANGUAGE AND METHODOLOGY Daniel D. Gajski Jianwen Zhu Rainer Dömer Andreas Gerstlauer Shuqing Zhao University of California, Irvine SPRINGER
What are Embedded Systems? Lecture 1 Introduction to Embedded Systems & Software
What are Embedded Systems? 1 Lecture 1 Introduction to Embedded Systems & Software Roopa Rangaswami October 9, 2002 Embedded systems are computer systems that monitor, respond to, or control an external
The Boundary - Scan Handbook
The Boundary - Scan Handbook By Kenneth P. Parker Agilent Technologies * KLUWER ACADEMIC PUBLISHERS Boston / Dordrecht / London TABLE OF CONTENTS List of Figures xiii List of Tables xvi List of Design-for-Test
DATA REUSE DRIVEN MEMORY AND NETWORK-ON-CHIP CO-SYNTHESIS *
DATA REUSE DRIVEN MEMORY AND NETWORK-ON-CHIP CO-SYNTHESIS * University of California, Irvine, CA 92697 Abstract: Key words: NoCs present a possible communication infrastructure solution to deal with increased
Software-based Fault Tolerance Mission (Im)possible?
Software-based Fault Tolerance Mission Im)possible? Peter Ulbrich The 29th CREST Open Workshop on Software Redundancy November 18, 2013 System Software Group http://www4.cs.fau.de Embedded Systems Initiative
From Analysis to Code Generation of Protocols and Embedded Software with a UML-Based Formal Environment Named TURTLE 2005
From Analysis to Code Generation of Protocols and Embedded Software with a UML-Based Formal Environment Named TURTLE 2005 Ludovic Apvrille ludovic.apvrille@enst.fr Ludovic Apvrille - UML - 2005. Slide
Philip Andrew Simpson. FPGA Design. Best Practices for Team-based Reuse. Second Edition
FPGA Design Philip Andrew Simpson FPGA Design Best Practices for Team-based Reuse Second Edition Philip Andrew Simpson San Jose, CA, USA ISBN 978-3-319-17923-0 DOI 10.1007/978-3-319-17924-7 ISBN 978-3-319-17924-7
A Framework for the Formal Verification of Time-Triggered Systems
A Framework for the Formal Verification of Time-Triggered Systems Lee Pike leepike@galois.com Indiana University, Bloomington Department of Computer Science Advisor: Prof. Steven D. Johnson December 12,
A Framework for the Design of Mixed-Signal Systems with Polymorphic Signals
A Framework for the Design of Mixed-Signal Systems with Polymorphic Signals Rüdiger Schroll *1) Wilhelm Heupke *1) Klaus Waldschmidt *1) Christoph Grimm *2) *1) Technische Informatik *2) Institut für Mikroelektronische
Towards an Integrated System Model for Testing and Verification
Towards an Integrated System Model for Testing and Verification Benjamin Hummel and Peter Braun MiSE 2008 Domain Development of controller software for production machines Special case of mechatronic system
Orccad, a Model Driven Architecture and Environment for Real-Time Control. Soraya Arias Florine Boudin Roger Pissard-Gibollet Daniel Simon
1 Orccad, a Model Driven Architecture and Environment for Real-Time Control Soraya Arias Florine Boudin Roger Pissard-Gibollet Daniel Simon 2 Orccad : status and motivations Model: Control design oriented
Formal Foundations of Software Engineering
Formal Foundations of Software Engineering http://d3s.mff.cuni.cz Martin Nečaský Pavel Parízek CHARLES UNIVERSITY IN PRAGUE faculty of mathematics and physics Goals of the course Show methods and tools
EEM870 Embedded System and Experiment Lecture 2: Introduction to SoC Design
EEM870 Embedded System and Experiment Lecture 2: Introduction to SoC Design Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda
Experience in Developing Model- Integrated Tools and Technologies for Large-Scale Fault Tolerant Real-Time Embedded Systems
Institute for Software Integrated Systems Vanderbilt University Experience in Developing Model- Integrated Tools and Technologies for Large-Scale Fault Tolerant Real-Time Embedded Systems Presented by
THE REPRESENTATION OF PEARL TASKS AS TIMED STATE TRANSITION DIAGRAMS. Roman Gumzej, Matjaž Colnari
THE REPRESENTATION OF PEARL TASKS AS TIMED STATE TRANSITION DIAGRAMS Roman Gumzej, Matjaž Colnari University of Maribor Faculty of Electrical Eng. and Comp. Sci. Smetanova 17, 2000 Maribor, Slovenia tel.:
Advanced Tool Architectures. Edited and Presented by Edward A. Lee, Co-PI UC Berkeley. Tool Projects. Chess Review May 10, 2004 Berkeley, CA
Advanced Tool Architectures Edited and Presented by Edward A. Lee, Co-PI UC Berkeley Chess Review May 10, 2004 Berkeley, CA Tool Projects Concurrent model-based design Giotto (Henzinger) E machine & S
Semantic Web Technologies Trends and Research in Ontology-based Systems
Semantic Web Technologies Trends and Research in Ontology-based Systems John Davies BT, UK Rudi Studer University of Karlsruhe, Germany Paul Warren BT, UK John Wiley & Sons, Ltd Contents Foreword xi 1.
Curriculum 2013 Knowledge Units Pertaining to PDC
Curriculum 2013 Knowledge Units Pertaining to C KA KU Tier Level NumC Learning Outcome Assembly level machine Describe how an instruction is executed in a classical von Neumann machine, with organization
An Encapsulated Communication System for Integrated Architectures
An Encapsulated Communication System for Integrated Architectures Architectural Support for Temporal Composability Roman Obermaisser Overview Introduction Federated and Integrated Architectures DECOS Architecture
Transforming Execution-Time Boundable Code into Temporally Predictable Code
Transforming Execution-Time Boundable Code into Temporally Predictable Code Peter Puschner Institut for Technische Informatik. Technische Universitdt Wien, Austria Abstract: Traditional Worst-Case Execution-Time
INTRUSION DETECTION AND CORRELATION. Challenges and Solutions
INTRUSION DETECTION AND CORRELATION Challenges and Solutions Advances in Information Security Sushil Jajodia Consulting editor Center for Secure Information Systems George Mason University Fairfax, VA
MURPHY S COMPUTER LAWS
Bosch Workshop 04/08/18 Brandenburg University of Technology at Cottbus, Dep. of Computer Science MURPHY S COMPUTER LAWS (1) No program without faults. DEPENDABLE SOFTWARE - AN UNREALISTIC DREAM OR JUST
By: Chaitanya Settaluri Devendra Kalia
By: Chaitanya Settaluri Devendra Kalia What is an embedded system? An embedded system Uses a controller to perform some function Is not perceived as a computer Software is used for features and flexibility
Cost-and Power Optimized FPGA based System Integration: Methodologies and Integration of a Lo
Cost-and Power Optimized FPGA based System Integration: Methodologies and Integration of a Low-Power Capacity- based Measurement Application on Xilinx FPGAs Abstract The application of Field Programmable
Activity leader: Luis Almeida University of Porto Porto, Portugal
Activity leader: Luis Almeida University of Porto Porto, Portugal Real-Time Networks Activity 6 Core partners 9 Affiliated partners 4 Other Core partners 10 Other teams Strong interactions with: Resource
HIGH-LEVEL SYNTHESIS FOR REAL-TIME DIGITAL SIGNAL PROCESSING
HIGH-LEVEL SYNTHESIS FOR REAL-TIME DIGITAL SIGNAL PROCESSING THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE VLSI, COMPUTER ARCHITECfURE AND DIGITAL SIGNAL PROCESSING Latest Titles