Single In-line Memory Module (SIMM)

Size: px
Start display at page:

Download "Single In-line Memory Module (SIMM)"

Transcription

1 Single In-line Memory Module (SIMM) This page is maintained by Thomas Unger and part of the Amiga computers related kickstart archives. All brands, trademarks and copyrights on this page are owned by their respective owners. Last updated: DRAM-Chip-to-Module-Size-Correlation Single In-line Memory Modules (SIMM) are available as 30-pin modules with 8Bit data width (with parity: 9Bit) or 72-pin modules with 32Bit data width (with parity: 36Bit). The data capacity of a module is given in MegaByte (1 MegaByte= 1 MByte= 1 MB) and 1 Byte is eqivalent to a data width from 8 Bit. Small Outline J-Lead (SOJ) Thin Small Outline Package Type II (TSOP Type II) Common used packages of the soldered DRAM chips are Thin Small Outline Package Type II (TSOP Type II) or Small Outline J-Lead (SOJ) 30-pin modules are available in 256kB, 1MB, 2MB, 4MB, 8MB and 16MB with or without parity and 2, 4 or 8 data chips per module. Normally the chips are placed one-sided only. 72-pin modules (also called PS/2) are available in 1MB, 2MB, 4MB, 8MB, 16MB, 32MB, 64MB and 128MB with or without parity in both EDO and FPM type and 2, 4, 8 or 16 data chips. The chips are placed one-sided or on both sides. Looking at the number of pins on each individual data chip on the module can give you an idea of the data capacity of the chips and thus the module. Remember the Number-of-Pins-to-Data-Capacity-per-Chip-Correlation: A module with 8 chips in SOJ-package and each 24 pins in 4 sets of 6 pins (--> 16MBit Chip) has a data capacity from 16MByte because 16MBit x 8 Chips = 16MByte 8Bit/Byte and a module with 4 chips in TSO-package and each 32 pins in 4 sets of 8 pins (--> 64MBit Chip) has a data capacity from 32MByte because 64MBit x 4 Chips = 32MByte 8Bit/Byte

2 This foto (found somewhere on the Internet) shows a very rare item: a 30-Pin SIM- Module with a data capacity from 16 MByte. It is difficult to read the part number (maybe xx16100), but the memory chips with 24 pins in 4 groups to 6 pins allow the identification. The charts below provide information for common Chip-to-Module-Size-Correlation. The number of pins per chip relates to common TSOP Type II- or SOJ- package with each 4 sets of pins: 30-pin SIMM Organization Data Capacity # Pins # Chips (# Pins per Data Chip) Parity 256kx8 256kByte 30 2 or 8 NO 256kx9 256kByte 30 3 or 9 YES 1Mx8 1MByte 30 2 (20) or 8 (20) NO 1Mx9 1MByte 30 3 or 9 YES 2Mx8 2MByte 30 4 (20) NO 2Mx9 2MByte 30 6 YES 4Mx8 4MByte 30 2 (24) or 8 (20) NO 4Mx9 4MByte 30 3 or 9 YES 8Mx8 8MByte 30 4 (24) NO 8Mx9 8MByte 30 6 YES 16Mx8 16MByte 30 8 (24) NO 16Mx9 16MByte 30 9 or 12 YES 72-pin SIMM Organization Data Capacity # Pins # Chips (# Pins per Data Chip) Parity 256Kx32 1MByte 72 2 (20) or 8 (20) NO 256Kx36 1MByte 72 9 or 12 YES 512kx32 2MByte 72 4 (20) or 16 (20) NO 512kx36 2MByte 72 6 or 18 or 24 YES 1Mx32 4MByte 72 2 (24) or 8 (20) NO 1Mx36 4MByte 72 3 or 9 or 12 YES 2Mx32 8MByte 72 4 (24) or 16 (20) NO 2Mx36 8MByte 72 6 or 18 or 24 YES

3 4Mx32 16MByte 72 2 (32) or 8 (24) NO 4Mx36 16MByte 72 9 or 12 YES 8Mx32 32MByte 72 4 (32) or 16 (24) NO 8Mx36 32MByte 72 6 or 18 or 24 YES 16Mx32 64MByte 72 8 (32) NO 16Mx36 64MByte 72 9 or 12 YES 32Mx32 128MByte (32) NO 32Mx36 128MByte or 24 YES 2. Some Examples Chip name: HYB514100BJ-60, Number of chips on module: 9, Number of pins: 30 HYB BJ -60 HYB designates a Siemens device, the 51 designates a 5V device, the 4 designates a 4MBit chip, the 1 designates 1 bit data width, the 00 designates a FPM device and least the -60 indicates the speed of 60ns. The chip is thus 4MBit (4Mx1) 60ns FPM. If there are 9 such chips on the 30pin SIMM module, then it is 4Mx1x9=4Mx9. This is a 4 MByte 30pin FPM module with parity. 1st Chip name: upd Number of chips on module: 2 and 2nd Chip name: upd , Number of chips on module: 1, Number of Pins: 30 The upd denotes it is a NEC device Data chips: upd The 17 designates a 16 MBit chip with 2k refresh. The 4 designates 4 bits data width. The 00 designates a FPM device. The -60 indicates a speed of 60ns. The data chip is thus a 16 MBit (4Mx4) FPM 60ns device.

4 Parity chips: upd The 4 designates a 4 MBit chip The 1 designates 1 bit data width. The 00 designates a FPM device. The -60 indicates a speed of 60ns. The parity chip is thus a 4 MBit (4Mx1) FPM 60ns device. If there are 2 data chips and 1 parity chips on the module, then we have 4Mx4x2 + 4Mx1x1 = 4Mx8 + 4Mx1 = 4Mx9. This is a 4 MByte 30pin FPM module with parity. Chip name: MCM , Number of chips on module: 8, Number of pins: 72 MCM The MCM designates a Motorola device. The first 4 designates a 4 MBit chip and the second 4 designates 4 bits data width. The 00 designates a fast page device and least the -70 indicates a speed of 70ns. The chip is thus 4 MBit (1Mx4) 70ns FPM. If there are 8 such chips on the 72pin SIMM module, then it is 1Mx4x8=1Mx32. This is a 4 MByte 72pin FPM module with no parity. Chip name: MB , Number of chips on module: 2, Number of Pins: 72 MB The MB designates a Fujitsu device. The 18 designates a 16 MBit chip with 1k refresh and the 16 designates 16 bits data width. The 5 designates an EDO device. The -70 indicates a speed of 70ns. The chip is thus 16 MBit (1Mx16) 70ns EDO. If there are 2 such chips on a 72pin simm module, then it is 1Mx16x2=1Mx32. This is a 4 MByte 72pin FPM module with no parity. Chip name: HY , Number of chips on module: 16, Number of Pins: 72

5 Front view Back view HY The H5M designates a Hyundai device The first 4 designates a 4 MBit chip. The second 4 designates 4 bit data width. The 00 designates a FPM device. Least the -6 indicates a speed of 60ns. The chip is thus 4 MBit (1Mx4) 60ns FPM. If there are 16 such chips on a 72pin SIMM, then it is 2x1Mx4x8=2Mx32. This is a 8 MByte 72pin FPM module without parity.

6 Dynamic Random Access Memory (DRAM) This page is maintained by Thomas Unger and part of the Amiga computers related kickstart archives. All brands, trademarks and copyrights on this page are owned by their respective owners. Last updated: DRAM Package Information DRAM stands for Dynamic Random Access Memory. The charts below provide information for major packages of DRAM chips. Dual-in-line Package (DIP) Zig-Zag-in-line Package (ZIP) Small Outline Package (SOP) Shrink Small Outline Package (SSOP) Thin Small Outline Package (TSOP) Small Outline J-Lead (SOJ) 2. How to decrypt the OnChip Code In the late 1980s the most common DRAM types were PM (Page Mode) and FPM (Fast Page Mode). In early 1990s the most common types were FPM and FPM with EDO (Extended Data Out). Generally each manufacturer uses his own scheme to mark memory chips. However, a simple algorithm can be used in most cases to determine the exact type of chip. Usually the number starts with two or three characters which are specific to the manufacturer. For an FPM, nibble, SC or EDO chip the rest of the sequence is usually up to 16 Mbit chips built up more or less the same : first an indication of the manufacturer, total memory and refresh address range is given, then the number of bits per chip, then the mode of operation terminating with the memory speed (for manufacturers specific part number code decoding see the Part Number Chart).

7 Format : XXX AA BB CC D -EE XXX: Manufacturers Identification Code: MB Fujitsu GM Goldstar/LGS HM Hitachi HY Hyundai MT Micron M5M Mitsubishi MCM Motorola upd NEC MSM OKI MN Panasonic/Matsushita KM Samsung/SEC K Samsung/SEC (new code) LH Sharp HYB Siemens/Infineon TMS Texas Instruments TC Toshiba AA : Total Number of Megabits: 1 : 1 MBit 4 : 4 MBit 16 : 16 MBit/4k Refresh 17 : 16 MBit/2k Refresh 18 : 16 MBit/1k Refresh BB : Internal Organization (Data Width): 10 : 1 Bit (1 MBit Chips: 0 = 1 Bit) 40 : 4 Bit 80 : 8 Bit 16 : 16 Bit CC : I/O Mode: 0 : Fast Page Mode (FPM) 1 : Nibble Mode (NM) 2 : Static Column Mode (SCM) 3-9 : Fast Page Mode mit Extended Data Out (EDO) D : Package Information: J: SOJ- package. T: TSOP Type-II package EE : Access time in nano seconds. Sometimes the zero is omitted. In that case the number should be multiplied by 10 so that the speed falls into the 30 to 150ns range. Examples: TC > Toshiba, 1MB, 1bit (1Mx1), FPM, 60ns HYB > Siemens, 4MB, 4bit (1Mx4), FPM, 60ns HM > Hitachi, 16MB/1k refresh, 16bit (1Mx16),FPM, 60ns

8 DRAM Part Number Chart v1.0 ( ) 1. Notes / Hinweise Bitte beachten: Diese unvollständige Übersicht basiert auf meinem eigenen Archiv und diversen Quellen aus dem Internet. Die Fehlerfreiheit der Angaben kann grundsätzlich nicht garantiert werden. Die Links beziehen sich auf herstellerspezifische Algorithmen zur Ausbildung der Teilenummern (Part Numbers) und basieren auf Informationen der Chiphersteller und Chipmunk International. Please note: This fragmentary chart is based upon my own archives and references on the Internet and may contain errors. The links are related to manufacturers specific part number code algorithms. This is based upon information from the Chip Manufacturers and Chipmunk International. 2. Part Number Chart: DRAM 256kBit Organization/ Manufacturer 256kx1 64kx4 Fujitsu MB81256 MB81464 Goldstar GM71C256 Hitachi HM51256 HM51464 Hyundai 53C256 Micron Mitsubishi Motorola MT1256 M5M4256 MCM6256 NEC D41464 OKI MSM41256 MSM41464 Panasonic MH41256 MN41464 Samsung KM41256 Sharp LH2464 Siemens HYB41256 HYB41464 Texas Instr. TMS4256 TMS4464 Toshiba TC Part Number Chart: DRAM 1MBit Common number of pins in TSOP Type II- or SOJ- package: 20 (4 groups to 5 pins) Organization/ Manufacturer Fujitsu 1Mx1 MB81C1000 [F] MB81C1002 [S] 256kx4 MB81C4256 [F] Goldstar GM71C1000 [F] GM71C4256 [F] Hitachi HM [F] HM [F] HM [S] Hyundai HY [F] HY [F] Micron MT4C1024 [F] MT4C4256 [F] Mitsubishi M5M41000 [F] M5M44256 [F] Motorola MCM [F] MCM [F] NEC [F] [F] [S] OKI MSM [F] MSM [F] MSM [S]

9 Panasonic MN41C1000 [F] Samsung KM41C1000 [F] KM44C256 [F] Sharp LH64258 [S] Siemens HYB [F] HYB [F] Texas Instr. TMS4C1024 [F] TMS44256 [F] TMS44C256 [S] Toshiba TC [F] TC [F] TC [S] * F = FPM, N = Nibble, S = Static Column, E = EDO 4. Part Number Chart: DRAM 4MBit Common number of pins in TSOP Type II- or SOJ- package: 20 (4 groups to 5 pins up to data width of 4 Bit) Organization/ Manufacturer 4Mx1 1Mx4 512kx8 256kx16 Fujitsu MB [F] MB [F] MB [F] MB [F] MB [E] Goldstar GM71C4100 [F] GM71C4400 [F] GM71C4800 [F] GM71C4260 [F] GM71C4263 [E] Hitachi HM [F] HM [F] HM [F] HM [F] HM [E] Hyundai HY [F] HY [F] HY [F] HY [F] HY [E] Micron MT4C1004 [F] MT4C4001 [F] MT4C8512 [F] MT4C16257 [F] MT4C16270 [E] Mitsubishi M5M44100 [F] M5M44400 [F] M5M44800 [F] M5M44260 [F] M5M44265 [E] Motorola MCM54100 [F] MCM54400 [F] MCM54800 [F] MCM54260 [F] NEC [F] [F] [F] [F] [E] OKI MSM [F] MSM [F] MSM [S] Panasonic MN41C4400 [F] MSM [F] MSM [F] MSM [E] Samsung KM41C4000 [F] KM44C1000 [F] KM48C512 [F] KM416C256 [F] KM416C254 [E] Sharp LH64400 [F] LH64258 [S] Siemens HYB [F] HYB [F] HYB [F] HYB [E] Texas Instruments TMS44100 [F] TMS44400 [F] TMS45160 [F] TMS45169 [E] Toshiba TC [F] TC [F] TC [S] * F = FPM, N = Nibble, S = Static Column, E = EDO TC [F] TC [F] TC [E]

10 5. Part Number Chart: DRAM 16MBit - 5V Common number of pins in TSOP Type II- or SOJ- package up to data width of 8 Bits: 24 (4 groups to 6 pins). Check out manufacturers specific part number code for the 3,3V code sequence. Organization/ Manufacturer 16Mx1 4Mx4 Fujitsu MB [4,F] MB [2,F] MB [2,E] Goldstar GM71C16100 [4,F] GM71C17400 [2,F] GM71C17403 [2,E] Hitachi HM [4,F] HM [2,F] HM [2,E] Hyundai HY [4,F] HY [2,F] HY [2,E] HY [4,F] HY [4,E] Micron MT4C4M4B1 [2,F] MT4C4M4E8 [2,E] MT4C4M4A1 [4,F] MT4C4M4E9 [4,E] Mitsubishi M5M [4,F] M5M [2,F] M5M [2,E] Motorola NEC [2,F] [2,N] [2,S] [4,F] [4,N] [4,S] MCM [2,F] MCM [2,E] [2,F] [2,E] [4,F] [4,N] [4,S] [4,E] OKI MSM [4,F] MSM [2,F] MSM [2,E] Samsung (old code) KM41C16000 [4,F] KM44C4100 [2,F] KM44C4104 [2,E] Samsung (new code) K4F [4,F] Siemens Texas Instruments K4F [2,F] K4E [2,E] HYB [2,F] HYB [2,E] TMS [2,F] TMS [2,E] Toshiba TC [4,F] TC [2,F] TC [2,E] * F = FPM, N = Nibble, S = Static Column, E = EDO 2Mx8 MB [2,F] MB [2,E] GM71C17800 [2,F] GM71C17803 [2,E] HM [2,F] HM [2,E] HY [2,F] HY [2,E] MT4C2M8B1 [2,F] MT4C2M8E7 [2,E] M5M [2,F] M5M [2,E] [2,F] [2,E] [4,F] [4,N] [4,S] [4,E] MSM [2,F] MSM [2,E] KM48C2100 [2,F] KM48C2104 [2,E] K4F [2,F] K4E [2,E] HYB [2,F] HYB [2,E] TMS [2,F] TMS [2,E] TC [2,F] TC [2,E] 1Mx16 MB [1,F] MB [1,E] GM71C18160 [1,F] GM71C18163 [1,E] HM [1,F] HM [1,E] HY [1,F] HY [1,E] HY [4,F] HY [4,E] MT4C1M16C3 [1,F] MT4C1M16E5 [1,E] M5M [1,F] M5M [1,E] MCM [1,F] MCM [1,E] [1,F] [1,E] MSM [1,F] MSM [1,E] KM416C1200 [1,F] KM416C1204 [1,E] K4F [1,F] K4E [1,E] HYB [1,F] HYB [1,E] TMS [1,F] TMS [1,E] TC [1,F] TC [1,E]

11 6. Part Number Chart: DRAM 64MBit - 3,3V Common number of pins in TSOP Type II- or SOJ- package up to data width of 8 Bits: 32 Organization/ Manufacturer Goldstar Hitachi Hyundai Micron Mitsubishi NEC 16Mx4 GM71V64400 [8,F] GM71V65400 [4,F] GM71V64404 [8,E] GM71V65404 [4,E] HM [8,F] HM [4,F] HM [8,E] HM [4,E] HY51V64400 [8,F] HY51V65400 [4,F] HY51V64404 [8,E] HY51V65404 [4,E] MT4LC16M4H9 [4,E] MT4LC16M4G3 [8,E] MT4LC16M4T8 [4,F] MT4LC16M4A7 [8,F] M5M [8,F] M5M [4,F] M5M [8,E] M5M [4,E] upd [8,F] upd [4,F] upd [8,E] upd [4,E] 8Mx8 GM71V64804 [8,E] GM71V65804 [4,E] HM [8,F] HM [4,F] HM [8,E] HM [4,E] HY51V64800 [8,F] HY51V65800 [4,F] HY51V64804 [8,E] HY51V65804 [4,E] MT4LC8M8C2 [4,E] MT4LC8M8P4 [8,E] MT4LC8M8B6 [4,F] MT4LC8M8E1 [8,F] M5M [8,F] M5M [4,F] M5M [8,E] M5M [4,E] upd [8,F] upd [4,F] upd [8,E] upd [4,E] OKI MSM51V65805 [4,E] MSM51V64405 [8,E] 4Mx16 GM71V65160 [4,F] GM71V65163 [4,E] HM [8,F] HM [4,F] HM [8,E] HM [4,E] HY51V64160 [8,F] HY51V65160 [4,F] HY51V64164 [8,E] HY51V65164 [4,E] MT4LC4M16R6 [4,E] MT4LC4M16N3 [8,E] MT4LC4M16F5 [4,F] M5M [8,F] M5M [4,F] M5M [8,E] M5M [4,E] upd [8,F] upd [4,F] upd [8,E] upd [4,E] Samsung (old code) KM44V16000 [8,F] KM44V16100 [4,F] KM44V16004 [8,E] Samsung (new code) K4F [8,F] K4F [4,F] K4E [8,E] Siemens/Infineon Texas Instruments Toshiba * F = FPM, E = EDO HYB [8,F] HYB [4,F] HYB [8,E] TMS [8,F] TMS [4,F] TMS [8,E] TC [8,F] TC [4,F] TC [8,E] 7. Manufacturers on the Internet KM48V8000 [8,F] KM48V8100 [4,F] KM48V8004 [8,E] KM48V8104 [4,E] K4F [8,F] K4F [4,F] K4E [8,E] K4E [4,E] HYB [4,F] HYB [8,E] HYB [4,E] TMS [8,F] TMS [4,F] TMS [8,E] TMS [4,E] TC [8,F] TC [4,F] TC [8,E] TC [4,E] HYB [?,F] HYB [?,E] " - Micron Technology, Inc. " - Oki Semiconductor " - Samsung 8. Download Part Number Chart V1.0 PNC_V1_0.RTF - Part Number Chart V1.0 in the Rich Text Format

Cross Reference Your Memory Provider

Cross Reference Your Memory Provider µpd4218165 NEC A42L0616 DRAM EDO 1Mx16, 3.3V, 1K refresh Now! µpd4218165 NEC A420616 DRAM EDO 1Mx16, 1K Refresh Now! µpd424260 NEC A428316 DRAM EDO 256Kx16 TBA µpd431000a NEC LP621024 SRAM 128Kx8, low

More information

Computer Systems Laboratory Sungkyunkwan University

Computer Systems Laboratory Sungkyunkwan University DRAMs Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Main Memory & Caches Use DRAMs for main memory Fixed width (e.g., 1 word) Connected by fixed-width

More information

Using SDRAM in Intel 430TX PCIset Embedded Designs

Using SDRAM in Intel 430TX PCIset Embedded Designs Using SDRAM in Intel 430TX PCIset Embedded Designs Application Note July 1998 Order Number: 273191-001 Information in this document is provided in connection with Intel products. No license, express or

More information

Introduction read-only memory random access memory

Introduction read-only memory random access memory Memory Interface Introduction Simple or complex, every microprocessorbased system has a memory system. Almost all systems contain two main types of memory: read-only memory (ROM) and random access memory

More information

EAN128 compliant Bar Code, based on the Prefix and Suffix

EAN128 compliant Bar Code, based on the Prefix and Suffix LEGEND LABEL LAYOUT 2inches (50.8mm) ½ inch (12.7mm) Batch ID Facility EAN128 compliant Bar Code, based on the Prefix and Suffix Prefix: Suffix: Facility: Batch ID: Based on the LEGEND Prefix Numbering

More information

SIMMs. 8/9-Bit SIMMs. 30-pin HYD5A. 32/36-Bit SIMMs: 72-pin HYD6A

SIMMs. 8/9-Bit SIMMs. 30-pin HYD5A. 32/36-Bit SIMMs: 72-pin HYD6A s Generally two types of Single InLine Memory Modules (s) exist: 8/9bit or 32/36bit. 8bit or 32bit s do not have parity checking. 9bit or 36bit s include the parity checking bit. 8/9Bit s 30pin HYD5A I

More information

January ESMT

January ESMT January 2009 http://www.esmt.com.tw Company Highlights Business Start : August, 1997 Collected Capital : NT$ 2.415B (US$ 75M) ISO 9001 Certification : August 2000 Revenue in 2007 : NT$ 6.85B (US$ 210M)

More information

Design with Microprocessors

Design with Microprocessors Design with Microprocessors Year III Computer Sci. English 1-st Semester Lecture 12: Memory interfacing Typical Memory Hierarchy [1] On-Chip Components Control edram Datapath RegFile ITLB DTLB Instr Data

More information

Random Access Memory (RAM)

Random Access Memory (RAM) Random Access Memory (RAM) best known form of computer memory. "random access" because you can access any memory cell directly if you know the row and column that intersect at that cell. 72 Magnetic-core

More information

AS8C803625A AS8C801825A

AS8C803625A AS8C801825A 256K X 36, 512K X 18 3.3V Synchronous ZBT TM SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs AS8C803625A AS8C801825A Features 256K x 36, 512K x 18 memory configuration Supports high performance system

More information

This symbol is followed by supplementary information, remarks and tips.

This symbol is followed by supplementary information, remarks and tips. Introduction This Technical Manual describes the system boards of the PRIMERGY 870 server systems, which can be equipped with up to four Intel Xeon processors. You may find further information in the description

More information

S U P E R M A N U A L. Credits: Apple II+, Apple Ile, Apple IIGS, Appleworks, & PRODOS are trademarks of Apple Computer Inc.

S U P E R M A N U A L. Credits: Apple II+, Apple Ile, Apple IIGS, Appleworks, & PRODOS are trademarks of Apple Computer Inc. S U P E R J g I I LI~ E X P A N D E R G S USER'S M A N U A L Credits: Apple II+, Apple Ile, Apple IIGS, Appleworks, & PRODOS are trademarks of Apple Computer Inc. SUPER EXPANDER(tm) GS 1.0 Megabyte RAM

More information

Real Time Embedded Systems

Real Time Embedded Systems Real Time Embedded Systems " Memories " rene.beuchat@epfl.ch LAP/ISIM/IC/EPFL Chargé de cours LSN/hepia Prof. HES 1998-2008 2 General classification of electronic memories Non-volatile Memories ROM PROM

More information

Copyright (C) Fujitsu Siemens Computers GmbH 2004 All rights reserved

Copyright (C) Fujitsu Siemens Computers GmbH 2004 All rights reserved Fujitsu Siemens Computers GmbH A I D Version 3.1 November 2004 Release Notice Copyright (C) Fujitsu Siemens Computers GmbH 2004 All rights reserved Release Notice AID V3.1 1 General....................

More information

AdRAM 540. and. AdRAM 560D ICO. Owners Manual

AdRAM 540. and. AdRAM 560D ICO. Owners Manual AdRAM 540 and AdRAM 560D ICO Owners Manual For further information on this system contact lcd, Inc. at 815-968-2228 voice or 815-968-2229 BBS. Note - tl:u:oughout this manual the fohowing notices apply:

More information

FUJITSU SIEMENS COMPUTERS. Release Notice PCMX (LINUX-S390) V6.0A. Table of Contents

FUJITSU SIEMENS COMPUTERS. Release Notice PCMX (LINUX-S390) V6.0A. Table of Contents FUJITSU SIEMENS COMPUTERS Release Notice PCMX (LINUX-S390) V6.0A Table of Contents 1 General 1.1 Documentation 2 Notes on product use 2.1 Software/hardware configuration 2.1.1 Operating system 2.2 Resource

More information

AN1839 APPLICATION NOTE How to Use a Small Page ST NAND Flash Memory in an Application Designed for a Toshiba Device

AN1839 APPLICATION NOTE How to Use a Small Page ST NAND Flash Memory in an Application Designed for a Toshiba Device AN1839 APPLICATION NOTE How to Use a Small Page ST NAND Flash Memory in an Application Designed for a Toshiba Device This Application Note describes how to use an STMicroelectronics Small Page (528 Byte/

More information

The iflow Address Processor Forwarding Table Lookups using Fast, Wide Embedded DRAM

The iflow Address Processor Forwarding Table Lookups using Fast, Wide Embedded DRAM Enabling the Future of the Internet The iflow Address Processor Forwarding Table Lookups using Fast, Wide Embedded DRAM Mike O Connor - Director, Advanced Architecture www.siliconaccess.com Hot Chips 12

More information

Internal Memory. Computer Architecture. Outline. Memory Hierarchy. Semiconductor Memory Types. Copyright 2000 N. AYDIN. All rights reserved.

Internal Memory. Computer Architecture. Outline. Memory Hierarchy. Semiconductor Memory Types. Copyright 2000 N. AYDIN. All rights reserved. Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com Internal Memory http://www.yildiz.edu.tr/~naydin 1 2 Outline Semiconductor main memory Random Access Memory

More information

The DRAM Cell. EEC 581 Computer Architecture. Memory Hierarchy Design (III) 1T1C DRAM cell

The DRAM Cell. EEC 581 Computer Architecture. Memory Hierarchy Design (III) 1T1C DRAM cell EEC 581 Computer Architecture Memory Hierarchy Design (III) Department of Electrical Engineering and Computer Science Cleveland State University The DRAM Cell Word Line (Control) Bit Line (Information)

More information

Copyright (C) Fujitsu Siemens Computers GmbH 2008 All rights reserved

Copyright (C) Fujitsu Siemens Computers GmbH 2008 All rights reserved Fujitsu Siemens Computers GmbH XHCS-SYS (BS2000/OSD) Version 2.0A June 2008 Release Notice Copyright (C) Fujitsu Siemens Computers GmbH 2008 All rights reserved Release Notice XHCS-SYS V2.0A 1 General

More information

Review Questions on Computer Basics

Review Questions on Computer Basics Review Questions on Computer Basics 1. Distinguish between and define (see glossary in Maxfield and Brown s Bebop Bytes Back for the definition of terms not found in Andrews A Guide to Managing and Maintaining

More information

Copyright (C) Fujitsu Siemens Computers GmbH 2005 All rights reserved

Copyright (C) Fujitsu Siemens Computers GmbH 2005 All rights reserved Fujitsu Siemens Computers GmbH SM2-TOOLS (BS2000/OSD) Version 7.5A Juli 2006 Release Notice Copyright (C) Fujitsu Siemens Computers GmbH 2005 All rights reserved Release Notice SM2-TOOLS V7.5A 1 General

More information

IMM64M72D1SCS8AG (Die Revision D) 512MByte (64M x 72 Bit)

IMM64M72D1SCS8AG (Die Revision D) 512MByte (64M x 72 Bit) Product Specification Rev. 1.0 2015 IMM64M72D1SCS8AG (Die Revision D) 512MByte (64M x 72 Bit) RoHS Compliant Product Product Specification 1.0 1 IMM64M72D1SCS8AG Version: Rev. 1.0, MAY 2015 1.0 - Initial

More information

512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit SPI Serial Flash SST25VF512 / SST25VF010 / SST25VF020 / SST25VF040

512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit SPI Serial Flash SST25VF512 / SST25VF010 / SST25VF020 / SST25VF040 FEATURES: SST25VF512 / 010 / 020 / 040512Kb / 1Mb / 2Mb / 4Mb Serial Peripheral Interface (SPI) flash memory Single 2.7-3.6V Read and Write Operations Serial Interface Architecture SPI Compatible: Mode

More information

JEDEC Standard No. 21 -C Page Appendix E: Specific PD s for Synchronous DRAM (SDRAM).

JEDEC Standard No. 21 -C Page Appendix E: Specific PD s for Synchronous DRAM (SDRAM). Page 4.1.2.5-1 4.1.2.5 - Appendix E: Specific PD s for Synchronous DRAM (SDRAM). 1.0 Introduction: This appendix describes the Presence Detects for Synchronous DRAM Modules with SPD revision level 2 (02h).

More information

1998 Technical Documentation Services

1998 Technical Documentation Services Technical Reference 1998 Technical Documentation Services Printed in U.S.A., January 1998 SMMU001 Book Type Two Lines Volume # Book Type Volume # Book Type Two Lines year Book Type year Serial Presence

More information

DDR4 Memory Technology on HP Z Workstations

DDR4 Memory Technology on HP Z Workstations Technical white paper DDR4 Memory Technology on HP Z Workstations DDR4 is the latest memory technology available for main memory on mobile, desktops, workstations, and server computers. DDR stands for

More information

COSC 6385 Computer Architecture - Memory Hierarchies (III)

COSC 6385 Computer Architecture - Memory Hierarchies (III) COSC 6385 Computer Architecture - Memory Hierarchies (III) Edgar Gabriel Spring 2014 Memory Technology Performance metrics Latency problems handled through caches Bandwidth main concern for main memory

More information

Caches. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University

Caches. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University Caches Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Memory Technology Static RAM (SRAM) 0.5ns 2.5ns, $2000 $5000 per GB Dynamic RAM (DRAM) 50ns

More information

Design with Microprocessors

Design with Microprocessors Design with Microprocessors Year III Computer Sci. English 1-st Semester Lecture 12: Memory interfacing Typical Memory Hierarchy [1] On-Chip Components Control edram Datapath RegFile ITLB DTLB Instr Data

More information

Memory Overview. Overview - Memory Types 2/17/16. Curtis Nelson Walla Walla University

Memory Overview. Overview - Memory Types 2/17/16. Curtis Nelson Walla Walla University Memory Overview Curtis Nelson Walla Walla University Overview - Memory Types n n n Magnetic tape (used primarily for long term archive) Magnetic disk n Hard disk (File, Directory, Folder) n Floppy disks

More information

A Zero Wait State Secondary Cache for Intel s Pentium

A Zero Wait State Secondary Cache for Intel s Pentium Order this document by MCM/D A Zero Wait State Secondary Cache for Intel s Pentium Prepared by: Michael Peters, FSRAM Applications Engineer Due to the increased complexity and sheer memory size requirements

More information

TechSearch International, Inc.

TechSearch International, Inc. Alternatives on the Road to 3D TSV E. Jan Vardaman President TechSearch International, Inc. www.techsearchinc.com Everyone Wants to Have 3D ICs 3D IC solves interconnect delay problem bandwidth bottleneck

More information

IMM64M64D1SOD16AG (Die Revision D) 512MByte (64M x 64 Bit)

IMM64M64D1SOD16AG (Die Revision D) 512MByte (64M x 64 Bit) Product Specification Rev. 2.0 2015 IMM64M64D1SOD16AG (Die Revision D) 512MByte (64M x 64 Bit) 512MB DDR Unbuffered SO-DIMM RoHS Compliant Product Product Specification 2.0 1 IMM64M64D1SOD16AG Version:

More information

Copyright (C) Fujitsu Siemens Computers GmbH 2005 All rights reserved

Copyright (C) Fujitsu Siemens Computers GmbH 2005 All rights reserved Fujitsu Siemens Computers GmbH DRV (BS2000/OSD) Version 3.1A November 2005 Release Notice Copyright (C) Fujitsu Siemens Computers GmbH 2005 All rights reserved Release Notice DRV V3.1A 1 General 2 1.1

More information

Microcontroller Systems. ELET 3232 Topic 11: General Memory Interfacing

Microcontroller Systems. ELET 3232 Topic 11: General Memory Interfacing Microcontroller Systems ELET 3232 Topic 11: General Memory Interfacing 1 Objectives To become familiar with the concepts of memory expansion and the data and address bus To design embedded systems circuits

More information

V8.2 User Notes. Contents. What s New in Version Reminders Creating Floppy Diskette Set from CD Quick Update Steps...

V8.2 User Notes. Contents. What s New in Version Reminders Creating Floppy Diskette Set from CD Quick Update Steps... ProMaster 2500 V8.2 User Notes Contents What s New in Version 8.2........................................ 2 Reminders.................................................... 5 Creating Floppy Diskette Set

More information

R E L E A S E N O T I C E C O S M O S T O O L S V A. (c) Fujitsu Siemens Computers GmbH 2001

R E L E A S E N O T I C E C O S M O S T O O L S V A. (c) Fujitsu Siemens Computers GmbH 2001 R E L E A S E N O T I C E C O S M O S T O O L S V 1 4. 0 A (c) Fujitsu Siemens Computers GmbH 2001 Word and Excel are registered trademarks of Microsoft Postscript is a registered trademark of Adobe Contents

More information

Semiconductor MSM518221

Semiconductor MSM518221 Semiconductor MSM18221 Semiconductor MSM18221 22,21-Word 8-Bit Field Memory DESCRIPTION The OKI MSM18221 is a high performance 2-Mbit, 2K 8-bit, Field Memory. It is designed for high-speed serial access

More information

4-Megabit (512K x 8) 5-volt Only CMOS Flash Memory AT49F040 AT49F040T AT49F040/040T AT49F040/040T. Features. Description. Pin Configurations

4-Megabit (512K x 8) 5-volt Only CMOS Flash Memory AT49F040 AT49F040T AT49F040/040T AT49F040/040T. Features. Description. Pin Configurations Features Single Voltage Operation 5V Read 5V Reprogramming Fast Read Access Time - 70 ns Internal Program Control and Timer 16K bytes Boot Block With Lockout Fast Erase Cycle Time - 10 seconds Byte By

More information

Memories: Memory Technology

Memories: Memory Technology Memories: Memory Technology Z. Jerry Shi Assistant Professor of Computer Science and Engineering University of Connecticut * Slides adapted from Blumrich&Gschwind/ELE475 03, Peh/ELE475 * Memory Hierarchy

More information

Mainstream Computer System Components CPU Core 2 GHz GHz 4-way Superscaler (RISC or RISC-core (x86): Dynamic scheduling, Hardware speculation

Mainstream Computer System Components CPU Core 2 GHz GHz 4-way Superscaler (RISC or RISC-core (x86): Dynamic scheduling, Hardware speculation Mainstream Computer System Components CPU Core 2 GHz - 3.0 GHz 4-way Superscaler (RISC or RISC-core (x86): Dynamic scheduling, Hardware speculation One core or multi-core (2-4) per chip Multiple FP, integer

More information

Main Memory. EECC551 - Shaaban. Memory latency: Affects cache miss penalty. Measured by:

Main Memory. EECC551 - Shaaban. Memory latency: Affects cache miss penalty. Measured by: Main Memory Main memory generally utilizes Dynamic RAM (DRAM), which use a single transistor to store a bit, but require a periodic data refresh by reading every row (~every 8 msec). Static RAM may be

More information

IBM PC By Li Qiwei, Li Song, Wang Lu

IBM PC By Li Qiwei, Li Song, Wang Lu IBM PC 5150 By Li Qiwei, Li Song, Wang Lu The father of IBM PC Don.Estridge The IBM PC line Model name Model # Introduced CPU Features PC 5150 August 1981 8088 Floppy disk or cassette system XT 5160 March

More information

The activities described in these upgrade instructions may only be performed by engineers or maintenance/technical staff.

The activities described in these upgrade instructions may only be performed by engineers or maintenance/technical staff. Introduction The upgrade instructions show how to remove the standard power supply and replace it with a hotplug power supply. The following steps only apply to the PRIMERGY 400 and 00 tower servers.!

More information

the ultimate memory guide

the ultimate memory guide 998 Kingston Technology Company. All rights reserved. All other registered trademarks and trademarks are the property of their respective owners. PowerPC is a trademark of International Business Machines

More information

ENEE 759H, Spring 2005 Memory Systems: Architecture and

ENEE 759H, Spring 2005 Memory Systems: Architecture and SLIDE, Memory Systems: DRAM Device Circuits and Architecture Credit where credit is due: Slides contain original artwork ( Jacob, Wang 005) Overview Processor Processor System Controller Memory Controller

More information

- 0 - EIAJ ED

- 0 - EIAJ ED - 0 - EIAJ ED-7311-21 - 1 - Standard of Japan Electronics and Information Technology Industries Association Standard of integrated circuits package (P-HSOP) 1. Scope of Application This standard covers

More information

ELE 758 * DIGITAL SYSTEMS ENGINEERING * MIDTERM TEST * Circle the memory type based on electrically re-chargeable elements

ELE 758 * DIGITAL SYSTEMS ENGINEERING * MIDTERM TEST * Circle the memory type based on electrically re-chargeable elements ELE 758 * DIGITAL SYSTEMS ENGINEERING * MIDTERM TEST * Student name: Date: Example 1 Section: Memory hierarchy (SRAM, DRAM) Question # 1.1 Circle the memory type based on electrically re-chargeable elements

More information

Computer Organization. 8th Edition. Chapter 5 Internal Memory

Computer Organization. 8th Edition. Chapter 5 Internal Memory William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory Types Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM)

More information

Basics DRAM ORGANIZATION. Storage element (capacitor) Data In/Out Buffers. Word Line. Bit Line. Switching element HIGH-SPEED MEMORY SYSTEMS

Basics DRAM ORGANIZATION. Storage element (capacitor) Data In/Out Buffers. Word Line. Bit Line. Switching element HIGH-SPEED MEMORY SYSTEMS Basics DRAM ORGANIZATION DRAM Word Line Bit Line Storage element (capacitor) In/Out Buffers Decoder Sense Amps... Bit Lines... Switching element Decoder... Word Lines... Memory Array Page 1 Basics BUS

More information

8051 INTERFACING TO EXTERNAL MEMORY

8051 INTERFACING TO EXTERNAL MEMORY 8051 INTERFACING TO EXTERNAL MEMORY Memory Capacity The number of bits that a semiconductor memory chip can store Called chip capacity It can be in units of Kbits (kilobits), Mbits (megabits), and so on

More information

Computer Memory Basic Concepts. Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University

Computer Memory Basic Concepts. Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University Computer Memory Basic Concepts Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University The Memory Component The memory stores the instructions and data for an

More information

Memory Selection Guide

Memory Selection Guide FLASH Network FCRAM SRAM NOR Flash Multi-Chip Packages Memory Selection Guide PSRAM NAND Flash Memory Cards Toshiba offers one of the widest varieties of memory products of any semiconductor manufacturer.

More information

Memory System Overview. DMA & Endian-ness. Technology. Architectural. Problem: The Memory Wall

Memory System Overview. DMA & Endian-ness. Technology. Architectural. Problem: The Memory Wall The Memory Wall EE 357 Unit 13 Problem: The Memory Wall Processor speeds have been increasing much faster than memory access speeds (Memory technology targets density rather than speed) Large memories

More information

3980xpi/3980/3900 V8.2 User Notes

3980xpi/3980/3900 V8.2 User Notes 3980xpi/3980/3900 V8.2 User Notes Contents What s New in Version 8.2........................................ 2 Reminders.................................................... 5 Determining if 3900 Has Hard

More information

MEMORIES. Memories. EEC 116, B. Baas 3

MEMORIES. Memories. EEC 116, B. Baas 3 MEMORIES Memories VLSI memories can be classified as belonging to one of two major categories: Individual registers, single bit, or foreground memories Clocked: Transparent latches and Flip-flops Unclocked:

More information

OTP MATRIX 3-D MEMORY - 32PIN TSOP 16MB, 32MB, 64MB DATA SHEET DOCUMENT NUMBER: DS004 REVISION: 1.11 REVISION DATE:

OTP MATRIX 3-D MEMORY - 32PIN TSOP 16MB, 32MB, 64MB DATA SHEET DOCUMENT NUMBER: DS004 REVISION: 1.11 REVISION DATE: 16MB, 32MB, 64MB DATA SHEET REVISION: 111 REVISION DATE: 06-24-05 REV 111 06/24/05 NOTICES: Copyright 2002, 2004, 2005 Matrix Semiconductor, Inc All rights reserved If you have received this document from

More information

UMBC. Select. Read. Write. Output/Input-output connection. 1 (Feb. 25, 2002) Four commonly used memories: Address connection ... Dynamic RAM (DRAM)

UMBC. Select. Read. Write. Output/Input-output connection. 1 (Feb. 25, 2002) Four commonly used memories: Address connection ... Dynamic RAM (DRAM) Memory Types Two basic types: ROM: Read-only memory RAM: Read-Write memory Four commonly used memories: ROM Flash (EEPROM) Static RAM (SRAM) Dynamic RAM (DRAM) Generic pin configuration: Address connection

More information

8086 Microprocessors & Peripherals

8086 Microprocessors & Peripherals 8086 Microprocessors & Peripherals (06IT/BM - 52) Sessions handled by Prof. M.V. SREENIVAS RAO. GSSSIETW, MYSORE Prof. M. SHIVAKUMAR. BIET, DAVANGERE Prof. VAGEESH.V.KANTLI. BIET, DAVANGERE 1 8086 MICROPROCESSOR

More information

The following is the SPD address map for all DDR3 modules. It describes where the individual lookup table entries will be held in the serial EEPROM.

The following is the SPD address map for all DDR3 modules. It describes where the individual lookup table entries will be held in the serial EEPROM. Page 4.1.2.11 1 Annex K: Serial Presence Detect (SPD) for DDR3 SDRAM Modules SPD Revision 1.0 1.0 Introduction This annex describes the serial presence detect (SPD) values for all DDR3 modules. Differences

More information

Mark Redekopp, All rights reserved. EE 352 Unit 10. Memory System Overview SRAM vs. DRAM DMA & Endian-ness

Mark Redekopp, All rights reserved. EE 352 Unit 10. Memory System Overview SRAM vs. DRAM DMA & Endian-ness EE 352 Unit 10 Memory System Overview SRAM vs. DRAM DMA & Endian-ness The Memory Wall Problem: The Memory Wall Processor speeds have been increasing much faster than memory access speeds (Memory technology

More information

AT49BV004(T) TSOP Top View Type 1 1. AT49BV4096A(T) TSOP Top View Type 1 A16 BYTE GND I/O7 I/O14 I/O6 I/O13 I/O5 I/O12 I/O4 VCC I/O11 I/O3 I/O10 I/O2

AT49BV004(T) TSOP Top View Type 1 1. AT49BV4096A(T) TSOP Top View Type 1 A16 BYTE GND I/O7 I/O14 I/O6 I/O13 I/O5 I/O12 I/O4 VCC I/O11 I/O3 I/O10 I/O2 Features 2.7V to 3.6V Read/Write Operation Fast Read Access Time - 120 ns Internal Erase/Program Control Sector Architecture One 8K Words (16K bytes) Boot Block with Programming Lockout Two 4K Words (8K

More information

CISC Attributes. E.g. Pentium is considered a modern CISC processor

CISC Attributes. E.g. Pentium is considered a modern CISC processor What is CISC? CISC means Complex Instruction Set Computer chips that are easy to program and which make efficient use of memory. Since the earliest machines were programmed in assembly language and memory

More information

t RP Clock Frequency (max.) MHz

t RP Clock Frequency (max.) MHz 3.3 V 32M x 64/72-Bit, 256MByte SDRAM Modules 168-pin Unbuffered DIMM Modules 168 Pin unbuffered 8 Byte Dual-In-Line SDRAM Modules for PC main memory applications using 256Mbit technology. PC100-222, PC133-333

More information

All unused entries will be coded as 0x00. All unused bits in defined bytes will be coded as 0 except where noted.

All unused entries will be coded as 0x00. All unused bits in defined bytes will be coded as 0 except where noted. Page 4.1.2.12 1 Annex L: Serial Presence Detect (SPD) for DDR4 SDRAM Modules DDR4 SPD Document Release 2 UDIMM Revision 1.0 RDIMM Revision 1.0 LRDIMM Revision 1.0 1.0 Introduction This annex describes

More information

OTP and UV EPROM Products

OTP and UV EPROM Products and UV Products eprom.st.com STMicroelectronics More Intelligent Solutions and UV Products and UV and UVProducts LONG-TERM COMMITMENT STMicroelectronics supports the market with a strong commitment and

More information

Mainstream Computer System Components

Mainstream Computer System Components Mainstream Computer System Components Double Date Rate (DDR) SDRAM One channel = 8 bytes = 64 bits wide Current DDR3 SDRAM Example: PC3-12800 (DDR3-1600) 200 MHz (internal base chip clock) 8-way interleaved

More information

DP8420V 21V 22V-33 DP84T22-25 microcmos Programmable 256k 1M 4M Dynamic RAM Controller Drivers

DP8420V 21V 22V-33 DP84T22-25 microcmos Programmable 256k 1M 4M Dynamic RAM Controller Drivers DP8420V 21V 22V-33 DP84T22-25 microcmos Programmable 256k 1M 4M Dynamic RAM Controller Drivers General Description The DP8420V 21V 22V-33 DP84T22-25 dynamic RAM controllers provide a low cost single chip

More information

COSC 6385 Computer Architecture - Memory Hierarchies (II)

COSC 6385 Computer Architecture - Memory Hierarchies (II) COSC 6385 Computer Architecture - Memory Hierarchies (II) Edgar Gabriel Spring 2018 Types of cache misses Compulsory Misses: first access to a block cannot be in the cache (cold start misses) Capacity

More information

How Good Is Your Memory? An Architect s Look Inside SSDs

How Good Is Your Memory? An Architect s Look Inside SSDs How Good Is Your Memory? An Architect s Look Inside SSDs Michael Abraham (mabraham@micron.com) Business Line Manager Micron Technology, Inc. August 2015 1 Early Storage Optimizations µc NAND Camera SmartMedia

More information

CSE Computer Architecture I Fall 2011 Homework 07 Memory Hierarchies Assigned: November 8, 2011, Due: November 22, 2011, Total Points: 100

CSE Computer Architecture I Fall 2011 Homework 07 Memory Hierarchies Assigned: November 8, 2011, Due: November 22, 2011, Total Points: 100 CSE 30321 Computer Architecture I Fall 2011 Homework 07 Memory Hierarchies Assigned: November 8, 2011, Due: November 22, 2011, Total Points: 100 Problem 1: (30 points) Background: One possible organization

More information

Pm39F010 / Pm39F020 / Pm39F040

Pm39F010 / Pm39F020 / Pm39F040 1 Mbit / 2 Mbit / 4 Mbit 5 Volt-only CMOS Flash Memory FEATURES Single Power Supply Operation - Low voltage range: 4.5 V - 5.5 V Memory Organization - Pm39F010: 128K x 8 (1 Mbit) - Pm39F020: 256K x 8 (2

More information

DP8420A,DP8421A,DP8422A

DP8420A,DP8421A,DP8422A DP8420A,DP8421A,DP8422A DP8420A DP8421A DP8422A microcmos Programmable 256k/1M/4M Dynamic RAM Controller/Drivers Literature Number: SNOSBX7A DP8420A 21A 22A microcmos Programmable 256k 1M 4M Dynamic RAM

More information

UNIVERSAL PROGRAMMER PROGRAMADOR UNIVERSAL

UNIVERSAL PROGRAMMER PROGRAMADOR UNIVERSAL PR-875C UNIVERSAL PROGRAMMER PROGRAMADOR UNIVERSAL SPECIAL ADAPTERS & SOCKET CONVERTERS LIST ADAPTADORES ESPECIALES Y CONVERTIDORES DE ZÓCALO General purpose adapters or socket converter PLCC2020-01 20

More information

MEMORY SYSTEM MEMORY TECHNOLOGY SUMMARY DESIGNING MEMORY SYSTEM. The goal in designing any memory system is to provide

MEMORY SYSTEM MEMORY TECHNOLOGY SUMMARY DESIGNING MEMORY SYSTEM. The goal in designing any memory system is to provide SUMMARY MEMORY SYSTEM ORGANIZATION Memory technology Hierarchical memory systems Characteristics of the storage-device Main memory organization SRAM DRAM Cache memory COMPUTER ARCHITECTURE 2 MEMORY TECHNOLOGY

More information

Implementation of a CELP Speech Coder for the TMS320C30 using SPOX

Implementation of a CELP Speech Coder for the TMS320C30 using SPOX Implementation of a CELP Speech Coder for the TMS320C30 using SPOX APPLICATION REPORT: SPRA401 Mark D. Grosen Spectron Microsystems, Inc Digital Signal Processing Solutions IMPORTANT NOTICE Texas Instruments

More information

So computers can't think in the same way that people do. But what they do, they do excellently well and very, very fast.

So computers can't think in the same way that people do. But what they do, they do excellently well and very, very fast. Input What is Processing? Processing Output Processing is the thinking that the computer does - the calculations, comparisons, and decisions. Storage People also process data. What you see and hear and

More information

Contents. Main Memory Memory access time Memory cycle time. Types of Memory Unit RAM ROM

Contents. Main Memory Memory access time Memory cycle time. Types of Memory Unit RAM ROM Memory Organization Contents Main Memory Memory access time Memory cycle time Types of Memory Unit RAM ROM Memory System Virtual Memory Cache Memory - Associative mapping Direct mapping Set-associative

More information

Computer System Components

Computer System Components Computer System Components CPU Core 1 GHz - 3.2 GHz 4-way Superscaler RISC or RISC-core (x86): Deep Instruction Pipelines Dynamic scheduling Multiple FP, integer FUs Dynamic branch prediction Hardware

More information

Spansion SLC NAND Flash Memory for Embedded

Spansion SLC NAND Flash Memory for Embedded Spansion SLC NAND Flash Memory for Embedded 1 Gb, 2 Gb, 4 Gb Densities: 4-bit ECC, x8 and x16 I/O, 3V V CC S34ML01G2, S34ML02G2, S34ML04G2 Data Spansion SLC NAND Flash Memory for Embedded Cover Notice

More information

DIP Top View A18 A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 GND VCC A17 A14 A13 A8 A9 A11 A10 I/O7 I/O6 I/O5 I/O4 I/O3 VCC A18 A17

DIP Top View A18 A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 GND VCC A17 A14 A13 A8 A9 A11 A10 I/O7 I/O6 I/O5 I/O4 I/O3 VCC A18 A17 Features Single-voltage Operation 5V Read 5V Reprogramming Fast Read Access Time 55 ns Internal Program Control and Timer 16-Kbyte Boot Block with Lockout Fast Erase Cycle Time 10 seconds Byte-by-byte

More information

machine cycle, the CPU: (a) Fetches an instruction, (b) Decodes the instruction, (c) Executes the instruction, and (d) Stores the result.

machine cycle, the CPU: (a) Fetches an instruction, (b) Decodes the instruction, (c) Executes the instruction, and (d) Stores the result. Central Processing Unit (CPU) A processor is also called the CPU, and it works hand in hand with other circuits known as main memory to carry out processing. The CPU is the "brain" of the computer; it

More information

GLS29EE512 Small-Sector Flash 512 Kbit (64K x8) Page-Write EEPROM

GLS29EE512 Small-Sector Flash 512 Kbit (64K x8) Page-Write EEPROM Features Single Voltage Read and Write Operations - 4.5-5.5V for GLS29EE512 Superior Reliability - Endurance: 100,000 Cycles (typical) - Greater than 100 years Data Retention Low Power Consumption - Active

More information

Comparing Toshiba TC58NVG0S3Exxxx with Macronix MX30LF1G08AA

Comparing Toshiba TC58NVG0S3Exxxx with Macronix MX30LF1G08AA 1. Introduction Comparing Toshiba TC58NVG0S3Exxxx with Macronix MX30LF1G08AA APPLICATION NOTE This application note is to compare the Toshiba TC58NVG0S3Exxxx with Macronix MX30LF1G08AA, 3V 1Gb SLC NAND

More information

VS133-S512 PDRB X DATA SHEET. Memory Module Part Number VS133-S512 BUFFALO INC. (1/7)

VS133-S512 PDRB X DATA SHEET. Memory Module Part Number VS133-S512 BUFFALO INC. (1/7) DATA SHEET Memory Module Part Number VS133-S512 (1/7) 1. Description 168pin Unbuffered DIMM PC133/CL=3 2. Module Specification Specification Capacity 512MByte Physical Bank(s) 1 Module Organization 64M

More information

Small and Dynamic SD Card. An array of choices to store your important data and connect to a wide range of digital devices.

Small and Dynamic SD Card. An array of choices to store your important data and connect to a wide range of digital devices. Small and Dynamic SD Card An array of choices to store your important data and connect to a wide range of digital devices. The world for the SD Card is expanding Use of media cards continues to expand

More information

TM124MBK36C, TM124MBK36S BY 36-BIT TM248NBK36C, TM248NBK36S BY 36-BIT DYNAMIC RAM MODULE

TM124MBK36C, TM124MBK36S BY 36-BIT TM248NBK36C, TM248NBK36S BY 36-BIT DYNAMIC RAM MODULE Organization TM124MBK36C...48576 36 TM248NBK36C...2097152 36 Single 5-V Power Supply (±% Tolerance) 72-pin Leadless Single In-Line Memory Module (SIMM) TM124MBK36C Utilizes Eight 4-Megabit DRAMs in Plastic

More information

Computer Memory.

Computer Memory. Computer Memory varady.geza@mik.pte.hu Memories - storages Speed Price Capacity (felejtő) Memory Storage (nem felejtő) Memory Control Unit Arithmetical Logical Unit (ALU) Main memory Programs Data Without

More information

The Memory Component

The Memory Component The Computer Memory Chapter 6 forms the first of a two chapter sequence on computer memory. Topics for this chapter include. 1. A functional description of primary computer memory, sometimes called by

More information

ASTER - LASAR models catalog

ASTER - LASAR models catalog ASTER - LASAR models catalog ASTER - LASAR models catalog...1 SSI-MSI Devices Library...2 RAM Devices library...3 MSI-LSI Devices Library...4 Hardware models...5 PROM-MAKER LASAR models from PROM devices...10

More information

LG Semicon GM71C17400BJ6 16M DRAM Circuit Analysis Report

LG Semicon GM71C17400BJ6 16M DRAM Circuit Analysis Report July 31, 1997 Table of Contents LG Semicon GM71C17400BJ6 16M DRAM Circuit Analysis Report List of Figures...Page 1 Introduction...Page 6 Device Summary Sheet... Page 7 Chip Description...Page 9 Top Level

More information

Introduction Overview Of Intel Packaging Technology

Introduction Overview Of Intel Packaging Technology 1 1.1 Overview Of Intel Packaging Technology As semiconductor devices become significantly more comple, electronics designers are challenged to fully harness their computing power. Transistor count in

More information

Emerging Information Storage Technology A Technologist Viewpoint. Gordon Hughes, Associate Director, UCSD CMRR Center for Magnetic Recording Research

Emerging Information Storage Technology A Technologist Viewpoint. Gordon Hughes, Associate Director, UCSD CMRR Center for Magnetic Recording Research Emerging Information Storage Technology A Technologist Viewpoint, Associate Director, UCSD CMRR Center for Magnetic Recording Research gfhughes@ucsd.edu 858-534-5317 1 New Technologies are Old Stuff 50

More information

1 Gbit, 2 Gbit, 4 Gbit SLC NAND Flash for Embedded

1 Gbit, 2 Gbit, 4 Gbit SLC NAND Flash for Embedded Distinctive Characteristics Density 1 Gbit / 2 Gbit / 4 Gbit Architecture Input / Output Bus Width: 8-bits / 16-bits Page Size: x8 1 Gbit: (2048 + 64) bytes; 64-byte spare area 2 Gbit / 4 Gbit: (2048 +

More information

IMM64M64D1DVS8AG (Die Revision D) 512MByte (64M x 64 Bit)

IMM64M64D1DVS8AG (Die Revision D) 512MByte (64M x 64 Bit) Product Specification Rev. 1.0 2015 IMM64M64D1DVS8AG (Die Revision D) 512MByte (64M x 64 Bit) 512MB DDR VLP Unbuffered DIMM RoHS Compliant Product Product Specification 1.0 1 IMM64M64D1DVS8AG Version:

More information

THE ULTIMATE MEMORY GUIDE EVERYTHING YOU EVER WANTED TO KNOW ABOUT MEMORY COMMITTED TO MEMORY.

THE ULTIMATE MEMORY GUIDE EVERYTHING YOU EVER WANTED TO KNOW ABOUT MEMORY COMMITTED TO MEMORY. THE ULTIMATE MEMORY GUIDE EVERYTHING YOU EVER WANTED TO KNOW ABOUT MEMORY COMMITTED TO MEMORY www.kingston.com 2001 Kingston Technology Company, Inc. All rights reserved. All trademarks and registered

More information

VNR133-D128 PDRB X DATA SHEET. Memory Module Part Number VNR133-D128 BUFFALO INC. (1/7)

VNR133-D128 PDRB X DATA SHEET. Memory Module Part Number VNR133-D128 BUFFALO INC. (1/7) DATA SHEET Memory Module Part Number VNR133-D128 (1/7) 1. Description 144pin Unbuffered SO-DIMM PC133/CL=3 2. Module Specification Specification Capacity 128MByte Physical Bank(s) 2 Module Organization

More information

CSE Computer Architecture I Fall 2009 Homework 08 Pipelined Processors and Multi-core Programming Assigned: Due: Problem 1: (10 points)

CSE Computer Architecture I Fall 2009 Homework 08 Pipelined Processors and Multi-core Programming Assigned: Due: Problem 1: (10 points) CSE 30321 Computer Architecture I Fall 2009 Homework 08 Pipelined Processors and Multi-core Programming Assigned: November 17, 2009 Due: December 1, 2009 This assignment can be done in groups of 1, 2,

More information