Introduction to Generic Array Logic
|
|
|
- Amos Sharp
- 6 years ago
- Views:
Transcription
1 Introduction to Generic Array Logic Introduction to Generic Array Logic Overview Lattice Semiconductor Corporation (LSC), the inventor of the Generic Array Logic (GAL ) family of low density, E 2 CMOS PLDs is the leading supplier of low density CMOS PLDs in the world. Features such as industry leading performance, full reprogrammability, low power consumption, 100% testability and 100% programming yields make the GAL family the preferred choice among system designers. The GAL family contains 16 product architectures with a variety of performance levels specified across commercial, industrial and military (MIL-STD-883) operating ranges to meet the demands of any system logic design. A Product for Any System Design Need Lattice Semiconductor GAL products have the performance, architectural features, low power, and high quality to meet the needs of the most demanding system designs. Low Voltage Products This rapidly growing family of 3.3V products support all speed, power and system logic level requirements. Included are the world s fastest PLDs (16LV8D, 20LV8D and 22LV10D) which are ideal for high performance, 3.3V logic applications, the zero power (22LV10Z/ZD, 16/20LV8ZD) and the low power (16LV8C, 22LV10C) product lines which offer the flexibility of working in mixed 3.3V and 5V systems. Standard Products Aimed at providing a superior design alternative to the bipolar PLD, the GAL16V8,,, GAL20RA10 and GAL20XV10 replace over 98% of all bipolar PAL devices. These GAL devices meet, and in most cases, beat bipolar PAL performance specifications while consuming significantly lower power and offering higher quality and reliability via LSC s electrically reprogrammable E 2 CMOS technology. Extension Products These products provide enhanced functionality including innovative architecture (GAL18V10, GAL26CV12, GAL6001/6002), 64mA high output drive (GAL16VP8 and GAL20VP8), zero power operation (GAL16V8Z/ZD and Z/ZD), and in-system programmability (isp). GAL16LV8 and GAL20LV8 Fastest 3.3V PLDs in the World Performance ranging from 3.5ns Tpd and 250MHz Fmax to 15ns Tpd and 62.5MHz Fmax Ideal for supporting high performance microprocessors Supports 5 Volt Interface 45 ma typical power consumption Available in 20-pin and 28-pin PLCC packages GAL16LV8ZD and GAL20LV8ZD 3.3 Volt and Zero Stand-by Power 15ns Tpd performance Dedicated power-down pin Available in 20-pin and 28-pin PLCC packages GAL22LV10 Fastest 3.3V 22V10 in the World Performance from 4 ns Tpd and 250 MHz to 15 ns Tpd and 83 MHz Fmax Ideal for high performance systems Supports 5 Volt Interface Available in 28-pin PLCC package GAL22LV10Z/ZD 3.3 Volt and Zero Stand-by Power 15ns Tpd performance Two power-down modes - Input transition detection (Z) - Dedicated power-down pin (ZD) Available in 28-pin PLCC package galintro_02 1
2 GAL16V8 and Industry Standard Architecture Performance ranges from the industry's fastest at 3.5ns Tpd (16V8D-3) to popular 25ns versions Low power consumption with low power versions rated at 75mA typical and quarter power versions at 45mA typical Eight powerful Output Logic Macrocells (OLMCs) with eight product terms each Standard 20-pin (DIP and PLCC) and 24/28-pin (DIP/PLCC) packages GAL16V8Z/ZD and Z/ZD Zero Stand-by Power 12ns Tpd performance Two power-down modes - Input transition detection (Z) - Dedicated power-down pin (ZD) Available in 20-pin DIP/PLCC/SOIC and 24/28-pin DIP/PLCC packages GAL16VP8 and GAL20VP8 Ideal for Bus Interface or Memory Control Logic High output drive versions of the GAL16V8 and IOL = 64mA vs standard 24mA Combines GAL architecture with high drive of 74XX244 buffer families Fast 15ns/80MHz performance Available in 20-pin DIP/PLCC and 24/28-pin DIP/ PLCC packages GAL18V10 10 Outputs in a 20-pin Package 7.5ns Tpd performance 20-pin space-saving subset of the popular 8-10 Product Terms per OLMC Ideal for space constrained designs Only 10 output, 20-pin PLD in the market GAL20RA10 High Performance Asynchronous Logic 10 OLMCs 10 independently programmable clocks Each macrocell has an independent product term clock Fast 7.5ns Tpd performance Faster and lower power than bipolar PAL Available in 24/28-pin DIP/PLCC packages GAL20XV10 Perfect for Fast Counters, Decoders or Comparators Utilizes powerful XOR function for efficient implementation of arithmetic functions Replaces: PAL20L10, 20X10, 20X8 and 20X4, 12L10 10ns/100MHz performance significantly outperforms bipolar PALs Perfect for video, multimedia and graphics applications Available in 24/28-pin DIP/PLCC packages 2
3 Industry Standard Architecture Available in industry leading 5ns/200MHz versions through 25ns versions Low power consumption with versions at 90mA and versions at 45mA typical 10 OLMCs with variable Product Terms per OLMC ranging from 8 to 16 for increased logic capability Standard 24-pin DIP and 28-pin PLCC packages isp Offers the Benefits of ISP in a 22V10 Popular 22V10 architecture In-system programmable Fast 7.5ns/111MHz performance Same 28-pin PLCC footprint as Also available in space-saving 28-pin SSOP GAL26CV12 GAL6001 and GAL6002 The Logic Density of an FPLA Architecture Unprecedented logic density in a 24/28-pin DIP/ PLCC Functional equivalent of two s 38 macrocells 10 input macrocells 10 output macrocells 10 I/O macrocells 8 buried logic macrocells 15ns/75MHz performance Ideal for register-intensive applications Commercial/Industrial/Military Grades Available The Lattice Semiconductor GAL family is available in a wide range of commercial, industrial and military grade versions. In the military arena, LSC offers a MIL-STD- 883 family as well as a family of Standard Military Drawing (SMD) devices. Expanded Logic Density in a 28-pin DIP/PLCC Package 28-pin superset of the popular World's fastest 28-pin PLD at 7.5ns 26 inputs, 12 outputs Flexible 22V10 OLMC Fully utilized 28-pin PLCC package gives added functionality over the 22V10 at no space premium! 3
4 Table 1. Lattice Semiconductor Corporation s GAL Product Offering Speed Options by Grade (Tpd in ns) Commercial GAL16LV , 15 GAL16LV8ZD Zero Power Industrial 883/Military 3.3V Products GAL20LV GAL20LV8ZD Zero Power GAL22LV10 4, 10, 15 GAL22LV10Z/ZD Zero Power GAL16V8Z/ZD Zero Power 12, 15 GAL16V8 10, 10,, 30 GAL16V8 10, 20, 25 GAL16VP8 GAL18V10 GAL20RA10, Z/ZD Zero Power 12, 15 10, 10, 5V Products , 25 GAL20VP8 GAL20XV10 10,, 25, 2 30 isp 10, GAL26CV12 GAL GAL Vcc Vcc (3.3V Products) (5V Products) 3.3V ± 10% 5 V ± 5% 5 V ± 10% 5 V ± 10% Operating Temperature 0 to 75 C -40 to 85 C -55 to 125 C Packaging Plastic DIP, PLCC, SOIC* and SSOP** Plastic DIP and PLCC CERDIP and LCC * SOIC available with GAL16V8Z only. ** SSOP available with isp only. 4
5 Copyright 1996 Lattice Semiconductor Corporation. E 2 CMOS, GAL, ispgal, isplsi, plsi, pds, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In- System Programmability, In-System Programmable, ISP, ispate, ispcode, ispdownload, ispgds, ispstarter, ispstream, isptest, ispturbo, Latch-Lock, pds+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders. Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,85954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 130,574 US, 138,198 US, 162,679 US, 191,243 US, 204,556 US, 231,315 US, 231,316 US, 237,218 US, US, 251,169 US, 272,666 US, 281,906 US, US, 329,179 US, 331,590 US, 336,951 US, 353,246 US, 357,156 US, 359,573 US, 394,033 US, 394,037 US, 404,055 US, 418,390 US, 493,205 US, EP, B1 EP, EP, UK, GB, WG, P WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right. The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current. LSC warrants performance of its products to current and applicable specifications in accordance with LSC s standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements. LSC assumes no liability for applications assistance, customer s product design, software performance, or infringements of patents or services arising from the use of the products and services described herein. LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited. LATTICE SEMICONDUCTOR CORPORATION 5555 Northeast Moore Court Hillsboro, Oregon U.S.A. Tel.: (503) FAX: (503) November 1996
Introduction to GAL Device Architectures
ntroduction to GAL evice Architectures Overview n 195, Lattice Semiconductor introduced a new type of programmable logic device (PL) that transformed the PL market: the Generic Array Logic (GAL) device.
Using GALi Development Tools
Using GALi Development Tools GAL Hardware and Software Tools Lattice Semiconductor specializes in the design and manufacture of high-speed E 2 CMOS programmable logic devices. While we distribute the ABEL
GAL16V8Z GAL16V8ZD. Specifications GAL16V8Z GAL16V8ZD PROGRAMMABLE AND-ARRAY (64 X 32) Zero Power E 2 CMOS PLD DIP/SOIC PLCC
FEATURES ZERO POWER E 2 CMOS TECHNOLOGY µa Standby Current nput Transition Detection on GAL6VZ Dedicated Power-down Pin on nput and Output Latching During Power Down HGH PERFORMANCE E 2 CMOS TECHNOLOGY
ispdownload Cable Reference Manual
ispdownload Cable Reference Manual Version 3.0 Technical Support Line: 1-800-LATTICE or (408) 428-6414 pds4102-dl-um Rev 3.0.2 Copyright This document may not, in whole or part, be copied, photocopied,
SDO SDI MODE SCLK MODE
Specifications ispgal22v ispgal22v n-system Programmable E 2 CMOS PLD Generic Array Logic FEATURES N-SYSTEM PROGRAMMABLE (5-V ONLY) -Wire Serial Programming nterface Minimum, Program/Erase Cycles Built-in
Lattice ispexpert. Design Solutions for the Universe of ISPTM. PLDs
Lattice TM Design Solutions for the Universe of ISPTM PLDs Compiler and Design Systems Introduction Lattice s compiler and design systems are Lattice s third-generation ISP design tools. They are new,
USE isplsi 2032E FOR NEW DESIGNS
isplsi 202/A In-System Programmable High Density PLD Features ENHANCEMENTS isplsi 202A is Fully Form and Function Compatible to the isplsi 202, with Identical Timing Specifcations and Packaging isplsi
USE isplsi 2096E FOR NEW DESIGNS
Lead- Free Package Options Available! isplsi 2096/A In-System Programmable High Density PLD Features ENHANCEMENTS isplsi 2096A is Fully Form and Function Compatible to the isplsi 2096, with Identical Timing
2128E In-System Programmable SuperFAST High Density PLD. isplsi. Functional Block Diagram. Features. Description
isplsi 2128E In-System Programmable SuperFAST High Density PLD Features SUPERFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC 6000 PLD Gates 128 I/O Pins, Eight Dedicated Inputs 128 Registers High Speed
GAL20V8. Specifications GAL20V8 PROGRAMMABLE AND-ARRAY (64 X 40) High Performance E 2 CMOS PLD Generic Array Logic DIP PLCC I/CLK GAL 20V8 GAL20V8
Specifications GALV GALV High Performance E CMOS PLD Generic Array Logic FEATURES FUNCTONAL BLOCK DAGRAM HGH PERFORMANCE E CMOS TECHNOLOGY 5 ns Maximum Propagation Delay Fmax = 66 MHz ns Maximum from Clock
GAL16V8. Specifications GAL16V8 PROGRAMMABLE AND-ARRAY (64 X 32) High Performance E 2 CMOS PLD Generic Array Logic DIP PLCC GAL 16V8 GAL16V8
Specifications GALV GALV High Performance E CMOS PLD Generic Array Logic FEATURES FUNCTONAL BLOCK DAGRAM HGH PERFORMANCE E CMOS TECHNOLOGY 5 ns Maximum Propagation Delay Fmax = MHz ns Maximum from Clock
USE isplsi 2064E FOR NEW DESIGNS
Lead- Free Package Options Available! isplsi 2064/A In-System Programmable High Density PLD Features ENHANCEMENTS isplsi 2064A is Fully Form and Function Compatible to the isplsi 2064, with Identical Timing
Input Bus. Description
isplsi 2032E In-System Programmable SuperFAST High Density PLD Features SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC 1000 PLD Gates 32 I/O Pins, Two Dedicated Inputs 32 Registers High Speed Global
USE isplsi 2032E FOR NEW DESIGNS
Lead- Free Package Options Available! isplsi 2032/A In-System Programmable High Density PLD Features ENHANCEMENTS isplsi 2032A is Fully Form and Function Compatible to the isplsi 2032, with Identical Timing
SN54BCT760, SN74BCT760 OCTAL BUFFERS/DRIVERS WITH OPEN-COLLECTOR OUTPUTS
SNBCT0, SNBCT0 SCBS0B JULY REVISED NOVEMBER Open-Collector Version of BCT Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers ESD Protection Exceeds 000 V Per MIL-STD-C Method 0 Packages
Specifications isplsi and plsi 1016 isplsi and plsi 1016
Specificatio isplsi and plsi 16 isplsi and plsi 16 High-Deity Programmable Logic Features HIGH-DENSITY PROGRMMBLE LOGIC High-Speed Global Interconnect 2 PLD Gates 32 I/O Pi, Four Dedicated Inputs 96 Registers
USE isplsi 1016EA FOR NEW DESIGNS
Lead- Free Package Options Available! isplsi 06E In-System Programmable High Density PLD Features Functional Block Diagram HIGH-DENSITY PROGRAMMABLE LOGIC 2000 PLD Gates 2 I/O Pins, Four Dedicated Inputs
All Devices Discontinued!
GAL 6VZ/GAL6VZD Device Datasheet June 2 All Devices Discontinued! Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet. The original datasheet pages have not
USE isplsi 1048EA FOR NEW DESIGNS
Lead- Free Package Options Available! isplsi 048E In-System Programmable High Density PLD Features Functional Block Diagram HIGH DENSITY PROGRAMMABLE LOGIC 8,000 PLD Gates 96 I/O Pins, Twelve Dedicated
GAL16VP8. Discontinued Product (PCN #02-06). Contact Rochester Electronics for Availability.
Features HGH DRVE E 2 CMOS GAL DEVCE TTL Compatible 6 ma Output Drive 5 ns Maximum Propagation Delay Fmax = MHz ns Maximum from Clock nput to Data Output UltraMOS Advanced CMOS Technology ENHANCED NPUT
GAL20VP8. Discontinued Product (PCN #02-06). Contact Rochester Electronics for Availability.
Features HGH DRVE E 2 CMOS GAL DEVCE TTL Compatible 64 ma Output Drive 5 ns Maximum Propagation Delay Fmax = MHz ns Maximum from Clock nput to Data Output UltraMOS Advanced CMOS Technology ENHANCED NPUT
All Devices Discontinued!
GAL 6LVC/D Device Datasheet June All Devices Discontinued! Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet. The original datasheet pages have not been
ISP Synario System Design Tutorial
ISP Synario System Design Tutorial Technical Support Line: 1-800-LATTICE or (408) 428-6414 ISPSYN-TT Rev 3.00 Copyright This document may not, in whole or part, be copied, photocopied, reproduced, translated,
Input Bus. Description
isplsi 2032E In-System Programmable SuperFAST High Density PLD Features SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC 000 PLD Gates 32 I/O Pins, Two Dedicated Inputs 32 Registers High Speed Global
PEEL 18CV8-5/-7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device Features
PEEL 18CV8-5/-7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device Features Multiple Speed Power, Temperature Options - VCC = 5 Volts ±10% - Speeds ranging from 5ns to 25 ns - Power as low
Logic Solutions for IEEE Std 1284
Logic Solutions for IEEE Std SCEA013 June 1999 1 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service
PEEL 18CV8Z-25 CMOS Programmable Electrically Erasable Logic Device
Features PEEL 18CV8Z-25 CMOS Programmable Electrically Erasable Logic Device Ultra Low Power Operation - Vcc = 5 Volts ±10% - Icc = 10 μa (typical) at standby - Icc = 2 ma (typical) at 1 MHz CMOS Electrically
GAL20V8 PROGRAMMABLE AND-ARRAY (64 X 40) High Performance E 2 CMOS PLD Generic Array Logic. Features. Functional Block Diagram.
GALV High Performance E CMOS PLD Generic Array Logic Features Functional Block Diagram HGH PERFORMANCE E CMOS TECHNOLOGY 5 ns Maximum Propagation Delay Fmax = 66 MHz ns Maximum from Clock nput to Data
White Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices
Introduction White Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices One of the challenges faced by engineers designing communications equipment is that memory devices
ATF16V8B. High Performance Flash PLD. Features. Block Diagram. Description. Pin Configurations
Features Industry Standard Architecture Emulates Many 20-Pin PALs Low Cost Easy-to-Use Software Tools High Speed Electrically Erasable Programmable Logic Devices 7.5 ns Maximum Pin-to-Pin Delay Several
Recent Advancements in Bus-Interface Packaging and Processing
Recent Advancements in Bus-Interface Packaging and Processing SCZA001A February 1997 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor
Input Bus. Description
isplsi 202VE.V In-System Programmable High Density SuperFAST PLD Features SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC 000 PLD Gates 2 Pins, Two Dedicated Inputs 2 Registers High Speed Global Interconnect
74AC11139 DUAL 2-LINE DECODER/DEMULTIPLEXER
Designed Specifically for High-Speed Memory Decoders and Data Tramission Systems Incorporates Two Enable Inputs to Simplify Cascading and/or Data Reception Center-Pin V CC and GND Configuratio Minimize
Quick Start Guide. for isplever Software. isplever Project Navigator
Quick Start Guide for isplever Software This guide offers a quick overview of using isplever software to implement a design in a Lattice Semiconductor device. For more information, check the isplever Help
SN54LVTH16240, SN74LVTH V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
Members of the Texas Instruments Widebus Family State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation Support Mixed-Mode Signal Operation (5-V Input
Lead- Free Package Options Available! Input Bus. Description
Lead- Free Package Options Available! isplsi 064VE.V In-System Programmable High Density SuperFAST PLD Features SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC 000 PLD Gates 64 and Pin Versions, Four Dedicated
SN54F38, SN74F38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS
SNF, SN7F SDFS0A MARCH 7 REVISED OCTOBER Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 00-mil DIPs description These devices contain four
Enhanced Configuration Devices
Enhanced Configuration Devices October 2007, Version 1.2 Errata Sheet Introduction Intel-Flash- Based EPC Device Protection f This errata sheet provides updated information on enhanced configuration devices
ATF20V8B. High Performance Flash PLD. Features. Block Diagram. Pin Configurations
Features Industry Standard Architecture Emulates Many 24-Pin PALs Low Cost Easy-to-Use Software Tools High Speed Electrically Erasable Programmable Logic Devices 7.5 ns Maximum Pin-to-Pin Delay Several
74AC11240 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and Configuratio Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS) -m Process 500-mA Typical Latch-Up Immunity
Programmable Logic Devices
L A T T C E S E M C O N D U C T O R Programmable Logic Devices A vision of the ultimate system analog, digital, and everything in between, instantly re-programmable. Lattice provides solutions for the
All Devices Discontinued!
isplsi 1048C Device Datasheet September 2010 All Devices Discontinued! Product Change Notificatio (PCNs) have been issued to discontinue all devices in this data sheet. The original datasheet pages have
Stratix vs. Virtex-II Pro FPGA Performance Analysis
White Paper Stratix vs. Virtex-II Pro FPGA Performance Analysis The Stratix TM and Stratix II architecture provides outstanding performance for the high performance design segment, providing clear performance
SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES
Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain four independent -input positive-or
Using MAX 3000A Devices as a Microcontroller I/O Expander
Using MAX 3000A Devices as a Microcontroller I/O Expander August 2003, Ver 1.0 Application Note 265 Introduction Advantages of Using MAX 3000A Devices Many microcontrollers and microprocessors limit I/O
High- Performance Flash PLD ATF16V8B. Features. Block Diagram. Pin Configurations
Features Industry Standard Architecture Emulates Many 20-Pin PALs Low Cost Easy-to-Use Software Tools High-Speed Electrically Erasable Programmable Logic Devices 7.5 ns Maximum Pin-to-Pin Delay Several
All Devices Discontinued!
GAL V Device Datasheet September All Devices Discontinued! Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet. The original datasheet pages have not been
SN54ALS04B, SN54AS04, SN74ALS04B, SN74AS04 HEX INVERTERS
SNALS0B, SNAS0, SN7ALS0B, SN7AS0 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain
SN54ALS573C, SN54AS573A, SN74ALS573C, SN74AS573A OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
-State Buffer-Type Outputs Drive Bus Lines Directly Bus-Structured Pinout True Logic Outputs Package Optio Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N)
Using MAX II & MAX 3000A Devices as a Microcontroller I/O Expander
Using MAX II & MAX 3000A Devices as a Microcontroller I/O Expander March 2004, ver 2.0 Application Note 265 Introduction Advantages of Using MAX II & MAX 3000A Devices Many microcontroller and microprocessors
All Devices Discontinued!
ispgal 22V Device Datasheet June 2 All Devices Discontinued! Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet The original datasheet pages have not been
Dual Access into Single- Access RAM on a C5x Device
TMS320 DSP DESIGNER S NOTEBOOK Dual Access into Single- Access RAM on a C5x Device APPLICATION BRIEF: SPRA215 Mansoor Chishtie Digital Signal Processing Products Semiconductor Group Texas Instruments February
GAL16V8 High Performance E 2 CMOS PLD Generic Array Logic
Package Options Available! GAL6V High Performance E CMOS PLD Generic Array Logic Features Functional Block Diagram HGH PERFORMANCE E CMOS TECHNOLOGY 3.5 ns Maximum Propagation Delay Fmax = 5 MHz 3. ns
Lead-Free Package Options Available! I/CLK I I I I I I I I GND
Lead-Free Package Options Available! GALV High Performance E CMOS PLD Generic Array Logic Features HGH PERFORMANCE E CMOS TECHNOLOGY 3.5 ns Maximum Propagation Delay Fmax = 5 MHz 3. ns Maximum from Clock
Reading a 16-Bit Bus With the TMS320C5x Serial Port
TMS320 DSP DESIGNER S NOTEBOOK Reading a 16-Bit Bus With the TMS320C5x Serial Port APPLICATION BRIEF: SPRA270 Manuel Rodrigues Digital Signal Processing Products Semiconductor Group Texas Instruments May
SN74ALS533A, SN74AS533A OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SDAS270 DECEMBER 1994
Eight Latches in a Single Package -State Bus-Driving Inverting Outputs Full Parallel Access for Loading Buffered Control Inputs pnp Inputs Reduce dc Loading on Data Lines Package Optio Include Plastic
TMS320 DSP DESIGNER S NOTEBOOK. Serial ROM Boot APPLICATION BRIEF: SPRA233. Alex Tessarolo Digital Signal Processing Products Semiconductor Group
TMS320 DSP DESIGNER S NOTEBOOK Serial ROM Boot APPLICATION BRIEF: SPRA233 Alex Tessarolo Digital Signal Processing Products Semiconductor Group Texas Instruments May 1994 IMPORTANT NOTICE Texas Instruments
Hardware UART for the TMS320C3x
TMS320 DSP DESIGNER S NOTEBOOK Hardware UART for the TMS320C3x APPLICATION BRIEF: SPRA223 Contributed by Lawrence Wong Digital Signal Processing Products Semiconductor Group Texas Instruments June 1993
TMS320C5x Interrupt Response Time
TMS320 DSP DESIGNER S NOTEBOOK TMS320C5x Interrupt Response Time APPLICATION BRIEF: SPRA220 Jeff Beinart Digital Signal Processing Products Semiconductor Group Texas Instruments March 1993 IMPORTANT NOTICE
isplever Release Notes
isplever Release Notes Version 4.1 Service Pack 1 Technical Support Line: 1-800-LATTICE or (408) 826-6002 Web Update: To view the most current version of this document, go to www.latticesemi.com. LEVER-RN
Usable gates 600 1,250 2,500 5,000 10,000 Macrocells Logic array blocks Maximum user I/O
MAX 3000A Programmable Logic Device Family June 2006, ver. 3.5 Data Sheet Features... High performance, low cost CMOS EEPROM based programmable logic devices (PLDs) built on a MAX architecture (see Table
SN54ALS645A, SN54AS645, SN74ALS645A, SN74AS645 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
Bidirectional Bus Traceivers in High-Deity 0-Pin Packages True Logic 3-State Outputs Package Optio Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and
PEEL 16V8-15/-25 CMOS Programmable Electrically Erasable Logic
-5/-25 CMOS Programmable Electrically Erasable Logic Compatible with Popular 6V8 Devices 6V8 socket and function compatible Programs with standard 6V8 JEDEC file 20-pin DP and PLCC packages CMOS Electrically
SN54ALS74A, SN54AS74, SN74ALS74A, SN74AS74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SNALS7A, SNAS7, SN7ALS7A, SN7AS7 SDASA D, APRIL 9 REVISED SEPTEMBER 97 Package Optio Include Plastic Small Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 00-mil DIPs Dependable
PEEL 20V8-15/-25 CMOS Programmable Electrically Erasable Logic Device
Preliminary Commercial -15/-25 CMOS Programmable Electrically Erasable Logic Device Compatible with Popular 20V8 Devices 20V8 socket and function compatible Programs with standard 20V8 JEDEC file 24-pin
Reveal Troubleshooting Guide
Reveal Troubleshooting Guide Lattice Semiconductor Corporation 5555 NE Moore Court Hillsboro, OR 97124 (503) 268-8000 April 2008 Copyright Copyright 2008 Lattice Semiconductor Corporation. This document
SN54LVTH16374, SN74LVTH V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
Members of the Texas Instruments Widebus Family State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation Support Mixed-Mode Signal Operation (5-V Input
USE ispmach 4A5 FOR NEW 5V DESIGNS. isplsi. 1016EA In-System Programmable High Density PLD. Functional Block Diagram. Features.
isplsi 06EA In-System Programmable High Density PLD Features Functional Block Diagram HIGH-DENSITY PROGRAMMABLE LOGIC 2000 PLD Gates 32 I/O Pins, One Dedicated Input 96 Registers High-Speed Global Interconnect
Functional Block Diagram. Description
isplsi 1024EA In-System Programmable High Density PLD Features Functional Block Diagram HIGH DENSITY PROGRAMMABLE LOGIC 4000 PLD Gates 48 I/O Pins, Two Dedicated Inputs 144 Registers High Speed Global
CAT28C17A 16K-Bit CMOS PARALLEL EEPROM
16K-Bit CMOS PARALLEL EEPROM HALOGENFREE LEAD TM FREE FEATURES Fast Read Access Times: 200 ns Low Power CMOS Dissipation: Active: 25 ma Max. Standby: 100 µa Max. Simple Write Operation: On-Chip Address
Functional Block Diagram A0 A1 A2 A3 A4 A5 A6 A7. Output Routing Pool. Description
isplsi 1048EA In-System Programmable High Density PLD Features HIGH DENSITY PROGRAMMABLE LOGIC 8,000 PLD Gates 96 I/O Pins, Eight Dedicated Inputs 288 Registers High-Speed Global Interconnects Wide Input
Stratix FPGA Family. Table 1 shows these issues and which Stratix devices each issue affects. Table 1. Stratix Family Issues (Part 1 of 2)
January 2007, ver. 3.1 Errata Sheet This errata sheet provides updated information on Stratix devices. This document addresses known issues and includes methods to work around the issues. Table 1 shows
8 Mbit / 16 Mbit SPI Serial Flash SST25VF080 / SST25VF016
FEATURES: 8 Mbit / 16 Mbit SPI Serial Flash SST25VF080 / 0168Mb / 16Mb Serial Peripheral Interface (SPI) flash memory Single 2.7-3.6V Read and Write Operations Serial Interface Architecture SPI Compatible:
Distributed by: www.jameco.com -800-83-4242 The content and copyrights of the attached material are the property of its owner. SOLID-STATE HEXADECIMAL DISPLAY WITH INTEGRAL TTL CIRCUIT TO ACCEPT, STORE,
Lattice isplevercore IP Tutorial
Lattice isplevercore IP Tutorial Lattice Semiconductor Corporation 5555 NE Moore Court Hillsboro, OR 97124 (503) 268-8000 June 2006 Copyright Copyright 2006 Lattice Semiconductor Corporation. This document
Voltage Translation (5 V, 3.3 V, 2.5 V, 1.8 V), Switching Standards, and Bus Contention
Voltage Translation (5 V, 3.3 V, 2.5 V, 1.8 V), Switching Standards, and Bus Contention SCYA006 September 1999 1 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes
Quad-Serial Configuration (EPCQ) Devices Datasheet
2016.05.30 CF52012 Subscribe This datasheet describes quad-serial configuration (EPCQ) devices. EPCQ is an in-system programmable NOR flash memory. Supported Devices Table 1: Supported Altera EPCQ Devices
Impact of JTAG/ Testability on Reliability
Impact of JTAG/1149.1 Testability on Reliability SCTA041A January 1997 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product
OPERATIONAL UP TO. 300 c. Microcontrollers Memories Logic
OPERATIONAL UP TO 300 c Microcontrollers Memories Logic Whether You Need an ASIC, Mixed Signal, Processor, or Peripheral, Tekmos is Your Source for High Temperature Electronics Using either a bulk silicon
8K X 8 BIT LOW POWER CMOS SRAM
FEATURES 8192 x 8 bit static CMOS RAM 70 ns Access Times Common data inputs and outputs Three-state outputs Typ. operating supply current o 70 ns: 10 ma Standby current: o < 2 μa at Ta 70 C Data retention
Functional Block Diagram A0 A1 A2 A3 A4 A5 A6 A7. Output Routing Pool. Description
isplsi 048EA In-System Programmable High Density PLD Features HIGH DENSITY PROGRAMMABLE LOGIC 8,000 PLD Gates 96 I/O Pins, Eight Dedicated Inputs 288 Registers High-Speed Global Interconnects Wide Input
Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs
Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs WP-01146-1.2 White Paper Since their introduction in the mid-1980s and across all end markets, CPLDs have been design
ADVANCE INFORMATION MACH4-32/MACH4LV-32
MACH 4 FAMILY COM L: -7/0//5 IND: -0//4/ MACH4-3/MACH4LV-3 High-Performance EE CMOS Programmable Logic DISTITIVE CHARACTERISTICS 44 pins in PLCC, 44 and 4 pins in TQFP 3 macrocells 7.5 ns t PD Commercial,
512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit SPI Serial Flash SST25VF512 / SST25VF010 / SST25VF020 / SST25VF040
FEATURES: SST25VF512 / 010 / 020 / 040512Kb / 1Mb / 2Mb / 4Mb Serial Peripheral Interface (SPI) flash memory Single 2.7-3.6V Read and Write Operations Serial Interface Architecture SPI Compatible: Mode
W H I T E P A P E R. Timing Uncertainty in High Performance Clock Distribution. Introduction
W H I T E P A P E R Brijesh A Shah, Cypress Semiconductor Corp. Timing Uncertainty in High Performance Clock Distribution Abstract Several factors contribute to the timing uncertainty when using fanout
Selecting the Correct CMOS PLD An Overview of Advanced Micro Devices CMOS PLDs
Selecting the Correct CMOS PLD An Overview of Advanced Micro Devices CMOS PLDs Application Note Advanced Micro Devices INTRODUCTION The purpose of this application note is to provide a survey of AMD s
isplsi 1016EA In-System Programmable High Density PLD Functional Block Diagram Features Description
isplsi 06EA In-System Programmable High Density PLD Features HIGH-DENSITY PROGRAMMABLE LOGIC 2000 PLD Gates 32 I/O Pins, One Dedicated Input 96 Registers High-Speed Global Interconnect Wide Input Gating
IDT54/74FCT541/A/C FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM
FAST CMOS OCTAL BUFFER/LINE DRIVER IDT/7FCT/A/C FEATURES: IDT/7FCT equivalent to FAST speed and drive IDT/7FCTA % faster than FAST IDT/7FCTC up to % faster than FAST IOL = ma (commercial) and 8mA (military)
White Paper Low-Cost FPGA Solution for PCI Express Implementation
White Paper Introduction PCI Express is rapidly establishing itself as the successor to PCI, providing higher performance, increased flexibility, and scalability for next-generation systems, as well as
FAST CMOS OCTAL BUFFER/LINE DRIVER
FAST CMOS OCTAL BUFFER/LINE DRIVER IDT54/74FCT244T/AT/CT FEATURES: Std., A, and C grades Low input and output leakage 1µA (max.) CMOS power levels True TTL input and output compatibility: VOH = 3. (typ.)
System Testability Using Standard Logic
System Testability Using Standard Logic SCTA037A October 1996 Reprinted with permission of IEEE 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue
CAT28C K-Bit Parallel EEPROM
256K-Bit Parallel EEPROM HALOGENFREE LEAD TM FREE FEATURES Fast read access times: 120/150ns Low power CMOS dissipation: Active: 25 ma max Standby: 150 µa max Simple write operation: On-chip address and
1998 Technical Documentation Services
Technical Reference 1998 Technical Documentation Services Printed in U.S.A., January 1998 SMMU001 Book Type Two Lines Volume # Book Type Volume # Book Type Two Lines year Book Type year Serial Presence
An Introduction to Programmable Logic
Outline An Introduction to Programmable Logic 3 November 24 Transistors Logic Gates CPLD Architectures FPGA Architectures Device Considerations Soft Core Processors Design Example Quiz Semiconductors Semiconductor
Texas Instruments Solution for Undershoot Protection for Bus Switches
Application Report SCDA007 - APRIL 2000 Texas Instruments Solution for Undershoot Protection for Bus Switches Nadira Sultana and Chris Graves Standard Linear & Logic ABSTRACT Three solutions for undershoot
Implementing LED Drivers in MAX Devices
Implementing LE rivers in MAX evices ecember 2002, ver. 1.0 Application Note 286 Introduction Commercial LE river Chips iscrete light-emitting diode (LE) driver chips are common on many system boards.
Benefits of Embedded RAM in FLEX 10K Devices
Benefits of Embedded RAM in FLEX 1K Devices January 1996, ver. 1 Product Information Bulletin 2 Introduction Driven by the demand to integrate many more digital functions in a single device, custom logic
MB85R K (32 K 8) Bit. Memory FRAM DS E CMOS DESCRIPTIONS FEATURES PACKAGES FUJITSU SEMICONDUCTOR DATA SHEET
FUJITSU SEMICONDUCTOR DATA SHEET DS05-13101-4E Memory FRAM CMOS 256 K (32 K 8) Bit MB85R256 DESCRIPTIONS The MB85R256 is an FRAM (Ferroelectric Random Access Memory) chip in a configuration of 32,768 words
GT24C WIRE. 1024K Bits. Serial EEPROM
GT24C1024 2-WIRE 1024K Bits Serial EEPROM Copyright 2013 Giantec Semiconductor Inc. (Giantec). All rights reserved. Giantec reserves the right to make changes to this specification and its products at
Reference Design RD1065
April 011 Reference Design RD1065 Introduction Most microprocessors have a General Purpose Input/Output (GPIO) interface to communicate with external devices and peripherals through various protocols These