VHDL Coding Styles and Methodologies. Second Edition
|
|
- Brice Preston Peters
- 6 years ago
- Views:
Transcription
1 VHDL Coding Styles and Methodologies Second Edition
2 VHDL Coding Styles and Methodologies Second Edition Ben Cohen KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW
3 CD-ROM only available in print edition. ebook ISBN: Print ISBN: Kluwer Academic Publishers New York, Boston, Dordrecht, London, Moscow Print 1999 Kluwer Academic Publishers Dordrecht All rights reserved No part of this ebook may be reproduced or transmitted in any form or by any means, electronic, mechanical, recording, or otherwise, without written consent from the Publisher Created in the United States of America Visit Kluwer Online at: and Kluwer's ebookstore at:
4 CONTENTS 1.0 VHDL OVERVIEW AND CONCEPTS WHAT IS VHDL LEVEL OF DESCRIPTIONS METHODOLOGY AND CODING STYLE REQUIREMENTS VHDL TYPES VHDL OBJECT CLASSES Constant Signal and Variable File 1.6 VHDL DESIGN UNITS ENTITY Style Comment Header Generics Indentation Line length Statements per line Declarations per line Alignment of declarations Entity Ports ARCHITECTURE Process 1.7 COMPILATION, ELABORATION, SIMULATION Compilation Example Simulation Example Synthesis Example 2.0 BASIC LANGUAGE ELEMENTS 2.1 LEXICAL ELEMENTS Identifiers Port Identifiers Identifier Naming Convension Accessing Identifiers Defined in Packages Capitalization 2.2 SYNTAX Delimiters Literals Decimal literals Based literals Character literals String literals Bit string literals Operators and Operator Precedence Logical operators Relational Operators Shift Operators The Concatenation "&" Operator
5 vi VHDL Coding Styles and Methodologies Remainder and Modulus 2.3 TYPES AND SUBTYPES Scalar Type Integer Type and Subtypes Composite Arrays Records Access Type FILE ATTRIBUTES ALIASES Enumeration Types User Defined Enumeration Types Predefined Enumeration Types Boolean Type Physical types Distinct Types and Type Conversion Real type One Dimensional Arrays Unconstrained Array Types Multi-dimensional Array types Anonymous Arrays Implicit Functions for Array Declarations Array Slices and Ranges 3.0 CONTROL STRUCTURES 3.1 EXPRESSION CLASSIFICATION 3.2 CONTROL STRUCTURES The"if" Statement The Case Statement Rules for the Case Statement Latch Inference Register Inference Loop Statement The Simple Loop The while loop The for loop for loop Rules 4.0 DRIVERS 4.1 RESOLUTION FUNCTION 4.2 DRIVERS Definition and Initialization Creation of Drivers Drivers and Resolved Signal Types Driving Data from multiple Processes onto a Non-Resolved Signal 4.3 PORTS 5.0 VHDL TIMING 5.1 SIGNAL ATTRIBUTES 5.2 THE "WAIT" STATEMENT Delta Time wait on sensitivity_list
6 Table of Contents vii wait until condition wait for time_expression SIMULATION ENGINE MODELING WITH DELTA TIME DELAYS Wait for 0 ns Method Concurrent Statements Method Use of Variables Method VITAL Tables 5.5 INERTIAL / TRANSPORT DELAY Simulation Engine Handling of Inertial Delay Simple View Updating Projected Waveforms per LRM ELEMENTS OF ENTITY/ARCHITECTURE VHDL ENTITY VHDL ARCHITECTURE Process Statement Concurrent Signal Assignment Statements Conditional Signal Assignment Selected Signal Assignment Component Instantiation Statement Port Association Rules Connection Type Conversion Concurrent Procedure Call Generate Statement Concurrent Assertion Statement Block Statement Guarded Signal Assignments SUBPROGRAMS SUBPROGRAM DEFINITION SUBPROGRAM RULES AND GUIDELINES Unconstrained Arrays in Subprograms Interface class declaration Subprogram Initialization Subprogram Implicit Signal Attributes Passing Subtypes Drivers in Subprograms Signal Characteristics in Procedure Calls Side Effects Separating High Level Tasks FromLow Level Protocols Positional and Named Notation SUBPROGRAM OVERLOADING FUNCTIONS RESOLUTION FUNCTION OPERATOR OVERLOADING CONCURRENT PROCEDURE PACKAGES PACKAGE Package Declaration
7 viii VHDL Coding Styles and Methodologies Package Body Deferred Constant The "use" Clause Signals in Packages Resolution Function in Packages Subprograms in Packages CONVERTING TYPED OBJECTS TO STRINGS PACKAGE TEXTIO Printing Objects from VHDL DESIGN OF A LINEAR FEEDBACK SHIFT REGISTER (LFSR) Random Number Generation COMPILATION ORDER Compilation Rules on Changes Automatic Analysis of Dependencies USER DEFINED ATTRIBUTES, SPECIFICATIONS, AND CONFIGURATIONS ATTRIBUTE DECLARATIONS USER-DEFINED ATTRIBUTES SPECIFICATIONS Attribute Specifications 9.4 CONFIGURATION SPECIFICATION Default Binding Indication Explicit Binding Indication in Configuration Specifications 9.5 CONFIGURATION DECLARATION Binding with configured components CONFIGURATION OF GENERATE STATEMENTS Deferring the Binding of an Instance of a Component 10.0 DESIGN FOR SYNTHESIS CONSTRUCTS FOR SYNTHESIS REGISTER INFERENCE Signals Assignments in Clocked Process Variable assignments in clocked process Asynchronous Reset or Set of Registers Synchronous Reset or Set of Registers 10.3 COMBINATIONAL LOGIC INFERENCE Latch Inference and Avoidance Variable STATE MACHINE RTL STATE MACHINE DESIGN STYLES State Machine Styles Safe FSM with No Lock up 10.6 ARITHMETIC OPERATIONS 11.0 FUNCTIONAL MODELS AND TESTBENCHES TESTBENCH MODELING Testbench Overview Testbench Design Methodology Validation Plan List of errors to be detected Architecture block diagram
8 Table of Contents ix Testbench design Testbench Architectures Typical Testbench Architecture FM/BFM Modeling Requirements SCENARIO GENERATION SCHEMES Scenario Generation Model: VHDL Code Waveform Generator Client/Server Scenario Generation Model: Text Command File Scenario Generation Model: Binary Command File Generation of Binary Files UART PROJECT UART ARCHITECTURE UART Transmitter General UART Concepts UART Transmitter design UART Receiver UART TESTBENCH UART Package Transmit Protocol Receive Protocol Component Transmission Line Component Monitor or Verifier Component Testbench Entity and Architecture Configuration VITAL 13.1 VITAL Overview VITAL FEATURES VITAL MODEL Pin-to-Pin Delay Modeling Style Distributed Delay Modeling Style APPENDIX A APPENDIX B APPENDIX C APPENDIX D APPENDIX E APPENDIX F APPENDIX G APPENDIX H VHDL'93 AND VHDL'81 SYNTAX SUMMARY PACKAGE STANDARD PACKAGE TEXTIO STD_LOGIC_TEXTIO PACKAGE STD_LOGIC_1164 NUMERIC_STD STD_LOGIC_UNSIGNED STD_LOGIC_SIGNED
9 x VHDL Coding Styles and Methodologies APPENDIX I APPENDIX J STD_LOGIC_ARITH STD_LOGIC_MISC APPENDIX K INDEX VHDL PREDEFINED ATTRIBUTES
10 PREFACE VHDL Coding Styles and Methodologies, Edition is a follow up book to the first edition of same book and to VHDL Answers to Frequently Asked Questions, first and second editions. This book was originally written as a teaching tool for a VHDL training course. The author began writing the book because he could not find a practical and easy to read book that gave in depth coverage of both, the language and coding methodologies. This edition provides practical information on reusable software methodologies for the design of bus functional models for testbenches. It also provides guidelines in the use of VHDL for synthesis. All VHDL code described in the book is on a companion CD. The CD also includes the GNU toolsuite with EMACS language sensitive editor (with VHDL, Verilog, and other language templates), and TSHELL tools that emulate a Unix shell. Model Technology graciously included a timed evaluation version of ModelSim, a recognized industry standard VHDL/Verilog compiler and simulator that supports easy viewing of the models under analysis, along with many debug features. In addition, Synplicity included a timed version of Synplify, a very efficient, user friendly and easy to use FPGA synthesis tool. Synplify provides a user both the RTL and gate level views of the synthesized model, and a performance report of the design. Optimization mechanisms are provided in the tool. This book is intended for: College students. It is organized in thirteen chapters, each covering a separate aspect of the language, with complete examples. Students can compile and simulate the examples to get a greater understanding of the language. Each chapter includes a series of exercises to reinforce the concepts. Engineers. It is written by an aerospace engineer who has many years of hardware, software, computer architecture and simulation experience. It covers practical applications of VHDL with coding styles and methodologies that represent what is current in the industry. VHDL synthesizable constructs are identified. Included are practical guidelines for the design of bus functional models used in testbenches, such as waveform generation, client/server control, text and binary file command methods, and binary file generation schemes. Also included is an elaboration of a project for the design of a synthesizable Universal Asynchronous Receiver Transmitter (UART), and a testbench to verify proper operation of the UART in a realistic environment, with CPU interfaces and transmission line jitter. An introduction to VHDL Initiative Toward ASIC Libraries (VITAL) is also provided. The book emphasizes VHDL 1987 standard but provides guidelines for features implemented in VHDL 1993.
11 xii VHDL Coding Styles and Methodologies This book differs from other VHDL books in the following respects: 1. Emphasizes VHDL core, Ada like sequential aspects and restrictions, along with the VHDL specific, concurrent aspects of the language. 2. Uses complete examples with good code, and code with common mistakes experienced by users to demonstrate the language restrictions and misunderstandings. 3. Provides a CD that includes all the book examples in addition to GNU EMACS language sensitive editor, other useful reference VHDL code material, and GNU TSHELL. 4. Uses an easy to remember symbology notation throughout the book to emphasize language rules, good and poor methodology and coding styles. 5. Identifies obsolete VHDL constructs to be avoided. 6. Identifies non-synthesizable structures. 7. Covers practical design of testbenches for modeling the environment and automatic verification of a unit under test. 8. Provides a complete design example that uses the guidelines presented in the book. 9. Provides an introduction to VITAL. 10. Provides guidelines for synthesis and identifies the VHDL constructs that are typically synthesizable. This book is organized in four basic VHDL aspects: 1. SEQUENTIAL LANGUAGE. This is similar to the sequential aspects of other programming languages like C or Ada. Chapter 1 provides sufficient knowledge to compile and simulate a simple counter. Chapter 2 covers the basic language elements including the lexical elements, the syntax, and the types. Chapter 3 discusses the control structures. 2. CONCURRENCY. This differentiates VHDL from other sequential languages. Chapter 4 discusses drivers, chapter 5 covers the timing and chapter 6 emphasizes the concurrent statements. 3. ADVANCED TOPICS. This includes subprograms in chapter 7, packages in chapter 8, and attributes, specifications and configurations in chapter 9, and design for synthesis in chapter APPLICATIONS. This emphasizes reusable software methods to generate functional models, bus functional models, and testbench designs in chapter 11; a UART project with synthesizable transmitter and receiver in a testbench environment in chapter 12; VITAL coding style optional methodology in chapter 13. The language rules, coding styles, and methodologies presented in this book support the structure necessary to create digital hardware designs and models that are readable, maintainable, predictable, and efficient.
12 About The CD Table 1 summarizes the contents of the enclosed CD.
13 NOTATION CONVENTIONS The following symbols and syntactic description are used to facilitate the learning of VHDL. SYMBOLS Methodology and guideline. Two thumbs up. Good methodology or approach. Two thumbs down. Poor methodology or approach. Disagreement in community on methodology or approach. Legal or OK code Coding Error Synthesizable Non-Synthesizable Ellipsis points in code: Source code not relevant to discussion. [1] Quotations reprinted from IEEE Std IEEE Standard VHDL Language Reference Manual (LRM). Quotations printed in "italic and in this font". Syntax reprinted from the LRM "in this font", but without the prefix [1]. Boldface Boldface in text: Emphasizes important points. Boldface in syntax and sample code: Emphasizes VHDL reserved words.
14 xvi VHDL Coding Styles and Methodologies SYNTACTIC DESCRIPTION left_hand_side ::= right_hand side left_hand_side is the syntactic category right_hand_side is a replacement rule ::= (read as "can be replaced by") Vertical bar separates alternative items Example: letter_or_digit ::= letter digit Square brackets [] enclose optional items Example: return_statement ::= return [expression] Braces {} enclose a repeated item (zero or more times). Example: index_constraint ::= (discrete_range, {discrete_rang}) Underlined identifies that the notation is applicable for VHDL 93 ONLY Example: end [configuration] [configuration_simple_name]
15 Acknowledgments VHDL Coding Styles and Methodologies, Edition evolved from the previous edition of this book, and from VHDL Answers to Frequently Asked Questions, first and second editions. It also evolved from several documents and discussions with several individuals, along with personal experiences and frustration of students in using VHDL. I thank Model Technology for allowing me access to ModelSim, an excellent and easy to use VHDL/Verilog compiler/simulator, and for their excellent product support. I thank Synplicity for allowing me access to Synplify, a very efficient, user friendly and easy to use FPGA synthesis tool. I also thank these two companies for providing evaluation copies of their tools in this book. I thank Peter Sinander from the European Space Agency for publishing on the Internet the document VHDL Modelling Guidelines 2. I thank Janick Bergeron from Qualis Design Corp for publishing on the Internet the document Guidelines for Writing VHDL Models in a Team Environment 3. Those documents contributed to many of the coding styles presented in this book. I thank Richard Hall from Cadence Design Systems, Inc. who reviewed the original version of this book and provided many suggestions. I thank Larry Saunders, Steve Schoessow, Johan Sandstrom, and John Coffin for various VHDL discussions we had over the years on the use of VHDL. I thank Synopsys, Inc. for the release of their VHDL packages. I thank Geoff Voelker, Andrew Innes and Reto Zimmermann for their effort in providing GNU Emacs for Windows NT and Windows 95/98. I thank James Fulcomer and Drew Davidoff for their inquisitive challenges in the use of the language, in addition to compiling the GNU software into an easy to install package. I also thank my publisher Carl Harris for supporting in these endeavors of publishing books. I acknowledge my daughter Lori Hillary, and my son Michael Lloyd for inspiring me to teach. I especially thank my wife, Gloria Jean, for her patience and support in these projects 2 The VHDL Modelling Guidelines document is available through anonymous ftp from ftp.estec.esa.nl in the "/pub/vhdl" directory. 3 The Guidelines for Writing VHDL Models in a Team Environment is available via ftp from vhdl.org as /pub/misc/guidelines.paper.ps.
16 xviii VHDL Coding Style and Methodologies About the Author Ben Cohen has an MSEE from USC and is a Scientist engineer at Raytheon Systems Company. He has technical experience in digital and analog hardware design, computer architecture, ASIC design, synthesis, and use of hardware description languages for modeling of statistical simulations, instruction set descriptions, and hardware models. He applied VHDL since 1990 to model various bus functional models of computer interfaces. He authored VHDL Coding Styles and Methodologies, 1st Edition, and VHDL Answers to Frequently Asked Questions, first and second editions. He was one of the pilot team members of the VHDL Synthesis Interoperability Working Group of the Design Automation Standards Committee who authored the IEEE P Standard For VHDL Register Transfer Level Synthesis. He has taught several VHDL training classes, and has provided VHDL consulting services on several tasks. Web page: VhdlCohen@aol.com
The Designer's Guide to VHDL Second Edition
The Designer's Guide to VHDL Second Edition Peter J. Ashenden EDA CONSULTANT, ASHENDEN DESIGNS PTY. VISITING RESEARCH FELLOW, ADELAIDE UNIVERSITY Cl MORGAN KAUFMANN PUBLISHERS An Imprint of Elsevier SAN
More information0. Overview of this standard Design entities and configurations... 5
Contents 0. Overview of this standard... 1 0.1 Intent and scope of this standard... 1 0.2 Structure and terminology of this standard... 1 0.2.1 Syntactic description... 2 0.2.2 Semantic description...
More informationVHDL. Douglas L. Perry. Third Edition
VHDL Douglas L. Perry Third Edition McGraw-Hill New York San Francisco Washington, D.C. Auckland Bogota Caracas Lisbon London Madrid Mexico City Milan Montreal New Delhi San Juan Singapore Sydney Tokyo
More informationComponent Design by Example
ii A Step-by-Step Process Using VHDL with UART as Vehicle Published by: VhdlCohen Publishing P.O. 2362 Palos Verdes Peninsula CA 90274-2362 vhdlcohen@aol.com http://www.vhdlcohen.com Library of Congress
More informationSunburst Design - Comprehensive SystemVerilog Design & Synthesis by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc.
World Class SystemVerilog & UVM Training Sunburst Design - Comprehensive SystemVerilog Design & Synthesis by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc. Cliff Cummings
More informationV1 - VHDL Language. FPGA Programming with VHDL and Simulation (through the training Xilinx, Lattice or Actel FPGA are targeted) Objectives
Formation VHDL Language: FPGA Programming with VHDL and Simulation (through the training Xilinx, Lattice or Actel FPGA are targeted) - Programmation: Logique Programmable V1 - VHDL Language FPGA Programming
More informationWorld Class Verilog & SystemVerilog Training
World Class Verilog & SystemVerilog Training Sunburst Design - Expert Verilog-2001 FSM, Multi-Clock Design & Verification Techniques by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst
More informationBasic Language Constructs of VHDL
Basic Language Constructs of VHDL Chapter 3 1 Outline 1. Basic VHDL program 2. Lexical elements and program format 3. Objects 4. Data type and operators Chapter 3 2 1. Basic VHDL program Chapter 3 3 Design
More informationVHDL Essentials Simulation & Synthesis
VHDL Essentials Simulation & Synthesis Course Description This course provides all necessary theoretical and practical know-how to design programmable logic devices using VHDL standard language. The course
More informationTHE DESIGNER S GUIDE TO VERILOG-AMS
THE DESIGNER S GUIDE TO VERILOG-AMS THE DESIGNER S GUIDE BOOK SERIES Consulting Editor Kenneth S. Kundert Books in the series: The Designer s Guide to Verilog-AMS ISBN: 1-00-80-1 The Designer s Guide to
More informationThe Verilog Hardware Description Language, Fifth Edition
The Verilog Hardware Description Language, Fifth Edition The Verilog Hardware Description Language, Fifth Edition Donald E. Thomas ECE Department Carnegie Mellon University Pittsburgh, PA Philip R. Moorby
More informationPhilip Andrew Simpson. FPGA Design. Best Practices for Team-based Reuse. Second Edition
FPGA Design Philip Andrew Simpson FPGA Design Best Practices for Team-based Reuse Second Edition Philip Andrew Simpson San Jose, CA, USA ISBN 978-3-319-17923-0 DOI 10.1007/978-3-319-17924-7 ISBN 978-3-319-17924-7
More informationSynthesis from VHDL. Krzysztof Kuchcinski Department of Computer Science Lund Institute of Technology Sweden
Synthesis from VHDL Krzysztof Kuchcinski Krzysztof.Kuchcinski@cs.lth.se Department of Computer Science Lund Institute of Technology Sweden March 23, 2006 Kris Kuchcinski (LTH) Synthesis from VHDL March
More informationThe Student s Guide to VHDL. Second Edition
The Student s Guide to VHDL Second Edition The Student s Guide to VHDL Second Edition Peter J. Ashenden EDA CONSULTANT, ASHENDEN DESIGNS PTY. LTD. ADJUNCT ASSOCIATE PROFESSOR, ADELAIDE UNIVERSITY Morgan
More informationVHDL for Synthesis. Course Description. Course Duration. Goals
VHDL for Synthesis Course Description This course provides all necessary theoretical and practical know how to write an efficient synthesizable HDL code through VHDL standard language. The course goes
More informationVHDL Sample Slides Rev Sample Slides from the 2-day and 4-day VHDL Training Courses
VHDL Sample Slides from the 2-day and 4-day VHDL Training Courses Rev. 4.7 VHDL 2011 TM Associates, Inc. 1-1 These sample slides are taken from the 4-day basic VHDL training course. They are from a variety
More informationVERILOG QUICKSTART. Second Edition. A Practical Guide to Simulation and Synthesis in Verilog
VERILOG QUICKSTART A Practical Guide to Simulation and Synthesis in Verilog Second Edition VERILOG QUICKSTART A Practical Guide to Simulation and Synthesis in Verilog Second Edition James M. Lee SEVA Technologies
More informationBibliography. Measuring Software Reuse, Jeffrey S. Poulin, Addison-Wesley, Practical Software Reuse, Donald J. Reifer, Wiley, 1997.
Bibliography Books on software reuse: 1. 2. Measuring Software Reuse, Jeffrey S. Poulin, Addison-Wesley, 1997. Practical Software Reuse, Donald J. Reifer, Wiley, 1997. Formal specification and verification:
More informationC-Based Hardware Design
LECTURE 6 In this lecture we will introduce: The VHDL Language and its benefits. The VHDL entity Concurrent and Sequential constructs Structural design. Hierarchy Packages Various architectures Examples
More informationLecture 9. VHDL, part IV. Hierarchical and parameterized design. Section 1 HIERARCHICAL DESIGN
Lecture 9 VHDL, part IV Hierarchical and parameterized design Section 1 HIERARCHICAL DESIGN 2 1 Dealing with Large Digital System Design 1. Apply hierarchy to the design At the highest level use larger
More informationUsing PSL/Sugar for Formal and Dynamic Verification 2 nd Edition
Preface i Using PSL/Sugar for Formal and Dynamic Verification 2 nd Edition Guide to Property Specification Language for Assertion-Based Verification Ben Cohen Srinivasan Venkataramanan Ajeetha Kumari VhdlCohen
More information[1] Douglas L. Perry, VHDL, third edition, ISBN , McRaw- Hill Series on Computer Engineering.
Lecture 12 1 Reference list [1] Douglas L. Perry, VHDL, third edition, ISBN 0-07-049436-3, McRaw- Hill Series on Computer Engineering. [2] Kevin Skahil, VHDL for programmable logic, ISBN 0-201-89586-2
More informationEE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 4 Introduction to VHDL
EE 459/500 HDL Based Digital Design with Programmable Logic Lecture 4 Introduction to VHDL Read before class: Chapter 2 from textbook (first part) Outline VHDL Overview VHDL Characteristics and Concepts
More informationECE 3401 Lecture 10. More on VHDL
ECE 3401 Lecture 10 More on VHDL Outline More on VHDL Some VHDL Basics Data Types Operators Delay Models VHDL for Simulation VHDL for Synthesis 1 Data Types Every signal has a type, type specifies possible
More informationDigital Design Using VHDL Using Xilinx s Tool for Synthesis and ModelSim for Verification Part II
Digital Design Using VHDL Using Xilinx s Tool for Synthesis and ModelSim for Verification Part II Ahmed Abu-Hajar, Ph.D. abuhajar@digitavid.net Digitavid, Inc San Jose, CA VHDL Lexical Description Code
More informationECOM 4311 Digital System Design using VHDL. Chapter 7
ECOM 4311 Digital System Design using VHDL Chapter 7 Introduction A design s functionality should be verified before its description is synthesized. A testbench is a program used to verify a design s functionality
More informationVerilog HDL is one of the two most common Hardware Description Languages (HDL) used by integrated circuit (IC) designers. The other one is VHDL.
Verilog HDL is one of the two most common Hardware Description Languages (HDL) used by integrated circuit (IC) designers. The other one is VHDL. HDL s allows the design to be simulated earlier in the design
More informationTKT-1212 Digitaalijärjestelmien toteutus. Lecture 7: VHDL Testbenches Ari Kulmala, Erno Salminen 2008
TKT-1212 Digitaalijärjestelmien toteutus Lecture 7: VHDL Testbenches Ari Kulmala, Erno Salminen 2008 Contents Purpose of test benches Structure of simple test bench Side note about delay modeling in VHDL
More information5. VHDL - Introduction - 5. VHDL - Design flow - 5. VHDL - Entities and Architectures (1) - 5. VHDL - Entities and Architectures (2) -
Sistemas Digitais I LESI - 2º ano Lesson 5 - VHDL Prof. João Miguel Fernandes (miguel@di.uminho.pt) Dept. Informática - Introduction - VHDL was developed, in the mid-1980s, by DoD and IEEE. VHDL stands
More informationOUTLINE SYSTEM-ON-CHIP DESIGN. GETTING STARTED WITH VHDL September 3, 2018 GAJSKI S Y-CHART (1983) TOP-DOWN DESIGN (1)
September 3, 2018 GETTING STARTED WITH VHDL 2 Top-down design VHDL history Main elements of VHDL Entities and architectures Signals and processes Data types Configurations Simulator basics The testbench
More informationSunburst Design - Advanced SystemVerilog for Design & Verification by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc.
World Class Verilog & SystemVerilog Training Sunburst Design - Advanced SystemVerilog for Design & Verification by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc. Cliff
More informationRTL HARDWARE DESIGN USING VHDL. Coding for Efficiency, Portability, and Scalability. PONG P. CHU Cleveland State University
~ ~~ ~ ~~ ~ RTL HARDWARE DESIGN USING VHDL Coding for Efficiency, Portability, and Scalability PONG P. CHU Cleveland State University A JOHN WlLEY & SONS, INC., PUBLICATION This Page Intentionally Left
More informationVerilog for High Performance
Verilog for High Performance Course Description This course provides all necessary theoretical and practical know-how to write synthesizable HDL code through Verilog standard language. The course goes
More informationAdvanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis. 26 October - 20 November, 2009
2065-15 Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis 26 October - 20 November, 2009 FPGA Architectures & VHDL Introduction to Synthesis Nizar Abdallah ACTEL Corp.2061
More informationIntroduction to Verilog HDL
Introduction to Verilog HDL Ben Abdallah Abderazek National University of Electro-communications, Tokyo, Graduate School of information Systems May 2004 04/09/08 1 What you will understand after having
More information310/ ICTP-INFN Advanced Tranining Course on FPGA and VHDL for Hardware Simulation and Synthesis 27 November - 22 December 2006
310/1780-10 ICTP-INFN Advanced Tranining Course on FPGA and VHDL for Hardware Simulation and Synthesis 27 November - 22 December 2006 VHDL & FPGA - Session 2 Nizar ABDALLH ACTEL Corp. 2061 Stierlin Court
More informationProgramming. In Ada JOHN BARNES TT ADDISON-WESLEY
Programming In Ada 2005 JOHN BARNES... TT ADDISON-WESLEY An imprint of Pearson Education Harlow, England London New York Boston San Francisco Toronto Sydney Tokyo Singapore Hong Kong Seoul Taipei New Delhi
More informationShort Term Courses (Including Project Work)
Short Term Courses (Including Project Work) Courses: 1.) Microcontrollers and Embedded C Programming (8051, PIC & ARM, includes a project on Robotics) 2.) DSP (Code Composer Studio & MATLAB, includes Embedded
More informationSunburst Design - Verilog-2001 Design & Best Coding Practices by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc.
World Class Verilog & SystemVerilog Training Sunburst Design - Verilog-2001 Design & Best Coding Practices by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc. Cliff Cummings
More informationDigital System Design with SystemVerilog
Digital System Design with SystemVerilog Mark Zwolinski AAddison-Wesley Upper Saddle River, NJ Boston Indianapolis San Francisco New York Toronto Montreal London Munich Paris Madrid Capetown Sydney Tokyo
More informationSECTION 1 FAMILIARIZATION WITH VHDL
SECTION 1 FAMILIARIZATION WITH VHDL Page Introduction 1.2 Overview of VHDL 1.7 VHDL design units 1.7 Description styles 1.10 Model organization 1.20 Packages 1.25 Signals and delays 1.28 Attributes 1.29
More informationBASIC VHDL LANGUAGE ELEMENTS AND SEMANTICS. Lecture 7 & 8 Dr. Tayab Din Memon
BASIC VHDL LANGUAGE ELEMENTS AND SEMANTICS Lecture 7 & 8 Dr. Tayab Din Memon Outline Data Objects Data Types Operators Attributes VHDL Data Types VHDL Data Objects Signal Constant Variable File VHDL Data
More informationEmbedded Systems CS - ES
Embedded Systems - 1 - REVIEW Hardware/System description languages VDHL VHDL-AMS SystemC TLM - 2 - VHDL REVIEW Main goal was modeling of digital circuits Modelling at various levels of abstraction Technology-independent
More informationIntroduction to VHDL. Main language concepts
Introduction to VHDL VHSIC (Very High Speed Integrated Circuit) Hardware Description Language Current standard is IEEE 1076-1993 (VHDL-93). Some tools still only support VHDL-87. Tools used in the lab
More informationECE4401 / CSE3350 ECE280 / CSE280 Digital Design Laboratory
ECE4401 / CSE3350 ECE280 / CSE280 Digital Design Laboratory Instructor John Chandy Office: ITEB 437 Office Hours: W10-12 Tel: (860) 486-5047 Email: john.chandy@uconn chandy@uconn.edu Class home page: HuskyCT
More informationECE U530 Digital Hardware Synthesis. Course Accounts and Tools
ECE U530 Digital Hardware Synthesis Prof. Miriam Leeser mel@coe.neu.edu Sept 13, 2006 Lecture 3: Basic VHDL constructs Signals, Variables, Constants VHDL Simulator and Test benches Types Reading: Ashenden
More informationLogic and Computer Design Fundamentals VHDL. Part 1 Chapter 4 Basics and Constructs
Logic and Computer Design Fundamentals VHDL Part Chapter 4 Basics and Constructs Charles Kime & Thomas Kaminski 24 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Overview
More informationContents I Introduction 1 Introduction to PL/SQL iii
Contents I Introduction Lesson Objectives I-2 Course Objectives I-3 Human Resources (HR) Schema for This Course I-4 Course Agenda I-5 Class Account Information I-6 Appendixes Used in This Course I-7 PL/SQL
More informationInthis lecture we will cover the following material:
Lecture #8 Inthis lecture we will cover the following material: The standard package, The std_logic_1164 Concordia Objects & data Types (Signals, Variables, Constants, Literals, Character) Types and Subtypes
More informationקורס VHDL for High Performance. VHDL
קורס VHDL for High Performance תיאור הקורס קורסזהמספקאתכלהידע התיאורטיוהמעשילכתיבתקודHDL. VHDL לסינתזה בעזרת שפת הסטנדרט הקורסמעמיקמאודומלמדאת הדרךהיעילהלכתיבתקודVHDL בכדילקבלאתמימושתכןהלוגי המדויק. הקורסמשלב
More informationLecture 3: Modeling in VHDL. EE 3610 Digital Systems
EE 3610: Digital Systems 1 Lecture 3: Modeling in VHDL VHDL: Overview 2 VHDL VHSIC Hardware Description Language VHSIC=Very High Speed Integrated Circuit Programming language for modelling of hardware
More informationHardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
More informationModular SystemVerilog
SystemVerilog (IEEE 1800 TM ) is a significant new language based on the widely used and industrystandard Verilog hardware description language. The SystemVerilog extensions enhance Verilog in a number
More informationEEL 4783: Hardware/Software Co-design with FPGAs
EEL 4783: Hardware/Software Co-design with FPGAs Lecture 9: Short Introduction to VHDL* Prof. Mingjie Lin * Beased on notes of Turfts lecture 1 What does HDL stand for? HDL is short for Hardware Description
More informationVerilog Essentials Simulation & Synthesis
Verilog Essentials Simulation & Synthesis Course Description This course provides all necessary theoretical and practical know-how to design programmable logic devices using Verilog standard language.
More informationINSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING
INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 00 0 ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK Course Name : DIGITAL DESIGN USING VERILOG HDL Course Code : A00 Class : II - B.
More informationFPGA for Software Engineers
FPGA for Software Engineers Course Description This course closes the gap between hardware and software engineers by providing the software engineer all the necessary FPGA concepts and terms. The course
More informationA GUIDE TO VHDL. and. Springer Science+Business Media, LLC. Stanley Mazor. Patricia Langstraat. Synopsys, Inc.
A GUIDE TO VHDL A GUIDE TO VHDL Stanley Mazor and Patricia Langstraat Synopsys, Inc. ~. " Springer Science+Business Media, LLC Library of Congress Cataloging.in.Publication Data Mazor, Stanley, 1941 A
More informationThis content has been downloaded from IOPscience. Please scroll down to see the full text.
This content has been downloaded from IOPscience. Please scroll down to see the full text. Download details: IP Address: 148.251.232.83 This content was downloaded on 22/11/2018 at 08:50 Please note that
More informationDesign units can NOT be split across different files
Skeleton of a Basic VHDL Program This slide set covers the components to a basic VHDL program, including lexical elements, program format, data types and operators A VHDL program consists of a collection
More information1 ST SUMMER SCHOOL: VHDL BOOTCAMP PISA, JULY 2013
MARIE CURIE IAPP: FAST TRACKER FOR HADRON COLLIDER EXPERIMENTS 1 ST SUMMER SCHOOL: VHDL BOOTCAMP PISA, JULY 2013 Introduction to VHDL Calliope-Louisa Sotiropoulou PhD Candidate/Researcher Aristotle University
More informationPART I BASIC DIGITAL CIRCUITS
PART I BASIC DIGITAL CIRCUITS CHAPTER 1 GATE-LEVEL COMBINATIONAL CIRCUIT 1.1 INTRODUCTION VHDL stands for VHSIC (very high-speed integrated circuit) hardware description language. It was originally sponsored
More informationOutline. CPE/EE 422/522 Advanced Logic Design L05. Review: General Model of Moore Sequential Machine. Review: Mealy Sequential Networks.
Outline CPE/EE 422/522 Advanced Logic Design L05 Electrical and Computer Engineering University of Alabama in Huntsville What we know Combinational Networks Sequential Networks: Basic Building Blocks,
More informationFundamentals of HDL Design
Fundamentals of HDL Design Prelims.indd 1 2/10/2009 7:42:53 PM Fundamentals of HDL Design Cyril Prasanna Raj Assistant Professor & Course Manager (VLSI System Design Center) MS Ramaiah Institute of Advance
More informationINTRODUCTION TO VHDL. Lecture 5 & 6 Dr. Tayab Din Memon Assistant Professor Department of Electronic Engineering, MUET
INTRODUCTION TO VHDL Lecture 5 & 6 Dr. Tayab Din Memon Assistant Professor Department of Electronic Engineering, MUET VHDL Resources Other Sources manufacturers web pages http://www.xilinx.com http://www.altera.com
More informationVHDL is a hardware description language. The code describes the behavior or structure of an electronic circuit.
VHDL is a hardware description language. The code describes the behavior or structure of an electronic circuit. Its main applications include synthesis of digital circuits onto CPLD/FPGA (Complex Programmable
More informationDigital Design and Implementation with Field Programmable Devices
Digital Design and Implementation with Field Programmable Devices This page intentionally left blank Digital Design and Implementation with Field Programmable Devices Zainalabedin Navabi Northeastern University
More informationA Tutorial Introduction 1
Preface From the Old to the New Acknowledgments xv xvii xxi 1 Verilog A Tutorial Introduction 1 Getting Started A Structural Description Simulating the binarytoeseg Driver Creating Ports For the Module
More informationCDA 4253 FPGA System Design Introduction to VHDL. Hao Zheng Dept of Comp Sci & Eng USF
CDA 4253 FPGA System Design Introduction to VHDL Hao Zheng Dept of Comp Sci & Eng USF Reading P. Chu, FPGA Prototyping by VHDL Examples Chapter 1, Gate-level combinational circuits Two purposes of using
More informationProgramming with HDLs
Programming with HDLs Paul Chow February 11, 2008 1 Introduction The purpose of this document is to encourage the proper approach or mindset for programming in a hardware description language (HDL), particularly
More information1. Using the for-generahon scheme, concurrent statements can be replicated a predetermined number of times.
Generate Statements Concurrent statements can be conditionally selected or replicated during the elaboration phase using the generate statement. There are two forms of the generate statement. 1. Using
More informationDigitaalsüsteemide disain
IAY 0600 Digitaalsüsteemide disain VHDL discussion Verification: Testbenches Design verification We want to verify that our design is correct before the target PLD is programmed. The process performed
More information1 Design Process HOME CONTENTS INDEX. For further assistance, or call your local support center
1 Design Process VHDL Compiler, a member of the Synopsys HDL Compiler family, translates and optimizes a VHDL description to an internal gate-level equivalent. This representation is then compiled with
More informationProgrammable Logic Design Grzegorz Budzyń Lecture. 4: Introduction to VHDL
Programmable Logic Design Grzegorz Budzyń Lecture 4: Introduction to VHDL Plan History Main features Building blocks: Entity Architecture body Package Configuration declaration History Some history The
More informationXST User Guide
XST User Guide R 2005 Xilin, Inc. All Rights Reserved. XILINX, the Xilin logo, and other designated brands included herein are trademarks of Xilin, Inc. All other trademarks are the property of their respective
More informationRTL Coding General Concepts
RTL Coding General Concepts Typical Digital System 2 Components of a Digital System Printed circuit board (PCB) Embedded d software microprocessor microcontroller digital signal processor (DSP) ASIC Programmable
More informationAssignment. Last time. Last time. ECE 4514 Digital Design II. Back to the big picture. Back to the big picture
Assignment Last time Project 4: Using synthesis tools Synplify Pro and Webpack Due 11/11 ning of class Generics Used to parameterize models E.g., Delay, bit width Configurations Configuration specification
More informationDesign and Coding Style Guidelines for Synthesizable VHDL-FPGA Code
Design and Coding Style Guidelines for Synthesizable VHDL-FPGA Code Cristian Sisterna Introduction These guidelines are the results of several years of writing VHDL code for synthesis and verification
More informationMLR Institute of Technology
MLR Institute of Technology Laxma Reddy Avenue, Dundigal, Quthbullapur (M), Hyderabad 500 043 Course Name Course Code Class Branch ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK : DIGITAL DESIGN
More informationVerilog HDL. A Guide to Digital Design and Synthesis. Samir Palnitkar. SunSoft Press A Prentice Hall Title
Verilog HDL A Guide to Digital Design and Synthesis Samir Palnitkar SunSoft Press A Prentice Hall Title Table of Contents About the Author Foreword Preface Acknowledgments v xxxi xxxiii xxxvii Part 1:
More informationA Brief Introduction to Verilog Hardware Definition Language (HDL)
www.realdigital.org A Brief Introduction to Verilog Hardware Definition Language (HDL) Forward Verilog is a Hardware Description language (HDL) that is used to define the structure and/or behavior of digital
More informationObjectives. Chapter 2: Basic Elements of C++ Introduction. Objectives (cont d.) A C++ Program (cont d.) A C++ Program
Objectives Chapter 2: Basic Elements of C++ In this chapter, you will: Become familiar with functions, special symbols, and identifiers in C++ Explore simple data types Discover how a program evaluates
More informationChapter 2: Basic Elements of C++
Chapter 2: Basic Elements of C++ Objectives In this chapter, you will: Become familiar with functions, special symbols, and identifiers in C++ Explore simple data types Discover how a program evaluates
More informationChapter 2: Basic Elements of C++ Objectives. Objectives (cont d.) A C++ Program. Introduction
Chapter 2: Basic Elements of C++ C++ Programming: From Problem Analysis to Program Design, Fifth Edition 1 Objectives In this chapter, you will: Become familiar with functions, special symbols, and identifiers
More informationIntroduction to VHDL
Introduction to VHDL Agenda Introduce VHDL Basic VHDL constructs Implementing circuit functions Logic, Muxes Clocked Circuits Counters, Shifters State Machines FPGA design and implementation issues FPGA
More informationExperiment VERI: FPGA Design with Verilog (Part 2) (webpage: /)
Department of Electrical & Electronic Engineering 2 nd Year Laboratory Experiment VERI: FPGA Design with Verilog (Part 2) (webpage: www.ee.ic.ac.uk/pcheung/teaching/e2_experiment /) 1.0 Learning Outcomes
More informationLecture 4. VHDL Fundamentals. George Mason University
Lecture 4 VHDL Fundamentals George Mason University Required reading P. Chu, RTL Hardware Design using VHDL Chapter 3, Basic Language Constructs of VHDL 2 Design Entity ECE 448 FPGA and ASIC Design with
More informationIEEE LANGUAGE REFERENCE MANUAL Std P1076a /D3
LANGUAGE REFERENCE MANUAL Std P1076a-1999 2000/D3 Clause 10 Scope and visibility The rules defining the scope of declarations and the rules defining which identifiers are visible at various points in the
More informationVerilog Design Entry, Synthesis, and Behavioral Simulation
------------------------------------------------------------- PURPOSE - This lab will present a brief overview of a typical design flow and then will start to walk you through some typical tasks and familiarize
More informationVERILOG QUICKSTART. James M. Lee Cadence Design Systems, Inc. SPRINGER SCIENCE+BUSINESS MEDIA, LLC
VERILOG QUICKSTART VERILOG QUICKSTART by James M. Lee Cadence Design Systems, Inc. ~. " SPRINGER SCIENCE+BUSINESS MEDIA, LLC ISBN 978-1-4613-7801-3 ISBN 978-1-4615-6113-2 (ebook) DOI 10.1007/978-1-4615-6113-2
More informationController FSM Design Issues : Correctness and Efficiency. Lecture Notes # 10. CAD Based Logic Design ECE 368
ECE 368 CAD Based Logic Design Lecture Notes # 10 Controller FSM Design Issues : Correctness and Efficiency SHANTANU DUTT Department of Electrical & Computer Engineering University of Illinois, Chicago
More informationIEEE VHDL-200X
IEEE 1076-2008 VHDL-200X By Jim Lewis, VHDL Training jim@synthworks.com IEEE 1076-2008 IEEE VASG - VHDL-200X effort Started in 2003 and made good technical progress However, no $$$ for LRM editing Accellera
More informationVHDL Part 2. What is on the agenda? Basic VHDL Constructs. Examples. Data types Objects Packages and libraries Attributes Predefined operators
VHDL Part 2 Some of the slides are taken from http://www.ece.uah.edu/~milenka/cpe428-02s/ What is on the agenda? Basic VHDL Constructs Data types Objects Packages and libraries Attributes Predefined operators
More informationUniversal Asynchronous Receiver/Transmitter Core
Datasheet iniuart Universal Asynchronous Receiver/Transmitter Core Revision 2.0 INICORE INC. 5600 Mowry School Road Suite 180 Newark, CA 94560 t: 510 445 1529 f: 510 656 0995 e: info@inicore.com www.inicore.com
More informationALTERA FPGA Design Using Verilog
ALTERA FPGA Design Using Verilog Course Description This course provides all necessary theoretical and practical know-how to design ALTERA FPGA/CPLD using Verilog standard language. The course intention
More informationThe process. Sensitivity lists
The process process itself is a concurrent statement but the code inside the process is executed sequentially Process label (optional) Process declarative region Process body entity Test is, : in bit;
More informationMicrosoft. Microsoft Visual C# Step by Step. John Sharp
Microsoft Microsoft Visual C#- 2010 Step by Step John Sharp Table of Contents Acknowledgments Introduction xvii xix Part I Introducing Microsoft Visual C# and Microsoft Visual Studio 2010 1 Welcome to
More informationThe Verilog Hardware Description Language
Donald Thomas Philip Moorby The Verilog Hardware Description Language Fifth Edition 4y Spri nnger Preface From the Old to the New Acknowledgments xv xvii xxi 1 Verilog A Tutorial Introduction Getting Started
More informationLeonardoSpectrum for Altera HDL Synthesis Manual
LeonardoSpectrum for Altera HDL Synthesis Manual Software Version v2001.1 July 2001 Copyright 2001 Exemplar Logic, Inc., A Mentor Graphics Company. All rights reserved. This document contains information
More informationSystemVerilog Essentials Simulation & Synthesis
SystemVerilog Essentials Simulation & Synthesis Course Description This course provides all necessary theoretical and practical know-how to design programmable logic devices using SystemVerilog standard
More information