System-on-Chip. 4l1 Springer. Embedded Software Design and Programming of Multiprocessor. Simulink and SystemC. Case Studies

Size: px
Start display at page:

Download "System-on-Chip. 4l1 Springer. Embedded Software Design and Programming of Multiprocessor. Simulink and SystemC. Case Studies"

Transcription

1 Katalin Popovici Frederic Rousseau Ahmed A. Jerraya Marilyn Wolf Embedded Software Design and Programming of Multiprocessor System-on-Chip Simulink and SystemC Case Studies 4l1 Springer

2 Contents 1 Embedded Systems Design: Hardware and Software Interaction Introduction From Simple Compiler to Software Design for MPSoC MPSoC Programming Steps Hardware/Software Abstraction Levels The Concept of Hardware/Software Interface Software Execution Models with Abstract Hardware/Software Interfaces The Concept of Mixed Architecture/Application Model Definition of the Mixed Architecture/Application Model Execution Model for Mixed Architecture/Application Model Examples of Heterogeneous MPSoC Architectures AX with AMBA Bus Diopsis RDT with AMBA Bus Diopsis R2DT with NoC Examples of Multimedia Applications Token Ring Functional Specification Motion JPEG Decoder Functional Specification H.264 Encoder Functional Specification Conclusions 47 2 Basics The MPSoC Architecture Programming Models for MPSoC Programming Models Used in Software Programming Models for SoC Design Defining a Programming Model for SoC Existing Programming Models Software Stack for MPSoC Definition of the Software Stack 65 vii

3 viii Contents Software Stack Organization Hardware Components Computing Unit Memory Interconnect Software Layers Hardware Abstraction Layer Operating System Communication and Middleware Legacy Software and Programming Models Conclusions 92 3 System Architecture Design Introduction Mapping Application on Architecture Definition of the System Architecture Global Organization of the System Architecture Basic Components of the System Architecture Model Functions Communication Modeling System Architecture in Simulink Writing Style, Design Rules, and Constraints in Simulink Software at System Architecture Level Hardware at System Architecture Level Hardware-Software Interface at System Architecture Level Execution Model of the System Architecture Design Space Exploration of System Architecture Goal of Performance Evaluation Architecture/Application Parameters Performance Measurements Design Space Exploration Application Examples at the System Architecture Level Ill Motion JPEG Application on Diopsis RDT Ill H.264 Application on Diopsis R2DT State of the Art and Research Perspectives State of the Art Research Perspectives Conclusions 120 Virtual Architecture Design 123 4,1 Introduction Definition of the Virtual Architecture Global Organization of the Virtual Architecture 124

4 Contents ix 4.2 Basic Components of the Virtual Architecture Model Software Components Hardware Components Modeling Virtual Architecture in SystemC Software at Virtual Architecture Level Hardware at Virtual Architecture Level Hardware-Software Interface at Virtual Architecture Level Execution Model of the Virtual Architecture Design Space Exploration of Virtual Architecture Goal of Performance Evaluation Architecture/Application Parameters Performance Measurements Design Space Exploration Application Examples Motion JPEG Application on Diopsis RDT H.264 Application on Diopsis R2DT State of the Art and Research Perspectives 147 at the Virtual Architecture Level State of the Art Research Perspectives Conclusions Transaction-Accurate Architecture Design Introduction Definition of the Transaction-Accurate Architecture Global Organization of the Transaction-Accurate Architecture Basic Components of the Transaction-Accurate Architecture Model Software Components Hardware Components Modeling Transaction-Accurate Architecture in SystemC Software at Transaction-Accurate Architecture Level Hardware at Transaction-Accurate Architecture Level Hardware-Software Interface at Transaction- Accurate Architecture Level Execution Model of the Transaction-Accurate Architecture 5.5 Design Space Exploration of Transaction-Accurate Architecture Goal of Performance Evaluation Architecture/Application Parameters Performance Measurements Design Space Exploration 168

5 x Contents 5.6 Application Examples at the Transaction-Accurate Architecture Level Motion JPEG Application on Diopsis RDT H.264 Application on Diopsis R2DT Stale of the An and Research Perspectives Stale of Ihe Art Research Perspectives Conclusions Virtual Prototype Design Introduction Definition of the Virtual Prototype Global Organization of the Virtual Prototype Basic Components of the Virtual Prototype Model Software Components Hardware Components Modeling Virtual Prototype in SystemC Software at Virtual Prototype Level Hardware at Virtual Prototype Level Hardware-Software Interface at Virtual Prototype Level Execution Model of the Virtual Prototype Design Space Exploration of Virtual Prototype Goal of Performance Evaluation Architecture/Application Parameters Performance Measurements Design Space Exploration Application Examples at the Virtual Prototype Level Motion JPEG Application on Diopsis H.264 Application on Diopsis R2DT 202 RDT Slate of the Art and Research Perspectives Slate of the Art Research Perspectives Conclusions Conclusions and Future Perspectives Conclusions Future Perspectives 209 Glossary 211 References 219 Index 227

Software Design and Integration for Embedded Multimedia Applications by Successive Refinement

Software Design and Integration for Embedded Multimedia Applications by Successive Refinement Software Design and Integration for Embedded Multimedia Applications by Successive Refinement Katalin Popovici katalin.popovici@mathworks.com The MathWorks, France 2008 The MathWorks, Inc. Acknowledgement

More information

Simulink -based Programming Environment for Heterogeneous MPSoC

Simulink -based Programming Environment for Heterogeneous MPSoC Simulink -based Programming Environment for Heterogeneous MPSoC Katalin Popovici katalin.popovici@mathworks.com Software Engineer, The MathWorks DATE 2009, Nice, France 2009 The MathWorks, Inc. Summary

More information

Long Term Trends for Embedded System Design

Long Term Trends for Embedded System Design Long Term Trends for Embedded System Design Ahmed Amine JERRAYA Laboratoire TIMA, 46 Avenue Félix Viallet, 38031 Grenoble CEDEX, France Email: Ahmed.Jerraya@imag.fr Abstract. An embedded system is an application

More information

A Unified HW/SW Interface Model to Remove Discontinuities between HW and SW Design

A Unified HW/SW Interface Model to Remove Discontinuities between HW and SW Design A Unified HW/SW Interface Model to Remove Discontinuities between HW and SW Design Ahmed Amine JERRAYA EPFL November 2005 TIMA Laboratory 46 Avenue Felix Viallet 38031 Grenoble CEDEX, France Email: Ahmed.Jerraya@imag.fr

More information

Introduction to System-on-Chip

Introduction to System-on-Chip Introduction to System-on-Chip COE838: Systems-on-Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University

More information

Automatic Generation of System-Level Virtual Prototypes from Streaming Application Models

Automatic Generation of System-Level Virtual Prototypes from Streaming Application Models Automatic Generation of System-Level Virtual Prototypes from Streaming Application Models Philipp Kutzer, Jens Gladigau, Christian Haubelt, and Jürgen Teich Hardware/Software Co-Design, Department of Computer

More information

MPSoC Design Space Exploration Framework

MPSoC Design Space Exploration Framework MPSoC Design Space Exploration Framework Gerd Ascheid RWTH Aachen University, Germany Outline Motivation: MPSoC requirements in wireless and multimedia MPSoC design space exploration framework Summary

More information

GUEST EDITORS INTRODUCTION. of the key applications of VLSI technology

GUEST EDITORS INTRODUCTION. of the key applications of VLSI technology GUEST EDITORS INTRODUCTION Multiprocessor Systemson-Chips Single processors may be sufficient for low-performance applications that are typical of early microcontrollers, but an increasing number of applications

More information

Contents Part I Basic Concepts The Nature of Hardware and Software Data Flow Modeling and Transformation

Contents Part I Basic Concepts The Nature of Hardware and Software Data Flow Modeling and Transformation Contents Part I Basic Concepts 1 The Nature of Hardware and Software... 3 1.1 Introducing Hardware/Software Codesign... 3 1.1.1 Hardware... 3 1.1.2 Software... 5 1.1.3 Hardware and Software... 7 1.1.4

More information

Computers as Components Principles of Embedded Computing System Design

Computers as Components Principles of Embedded Computing System Design Computers as Components Principles of Embedded Computing System Design Third Edition Marilyn Wolf ELSEVIER AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY

More information

Video Codec Design Developing Image and Video Compression Systems

Video Codec Design Developing Image and Video Compression Systems Video Codec Design Developing Image and Video Compression Systems Iain E. G. Richardson The Robert Gordon University, Aberdeen, UK JOHN WILEY & SONS, LTD Contents 1 Introduction l 1.1 Image and Video Compression

More information

Benaoumeur Senouci, Aimen Bouchhima, Frédéric Rousseau, and Frédéric Pétrot TIMA Laboratory Ahmed Jerraya CEA-LETI Menatec

Benaoumeur Senouci, Aimen Bouchhima, Frédéric Rousseau, and Frédéric Pétrot TIMA Laboratory Ahmed Jerraya CEA-LETI Menatec May 2007 (vol. 8, no. 5), art. no. 0704-o5002 1541-4922 2007 IEEE Published by the IEEE Computer Society Rapid System Prototyping Prototyping Multiprocessor System-on-Chip Applications: A Platform-Based

More information

Mapping real-life applications on run-time reconfigurable NoC-based MPSoC on FPGA. Singh, A.K.; Kumar, A.; Srikanthan, Th.; Ha, Y.

Mapping real-life applications on run-time reconfigurable NoC-based MPSoC on FPGA. Singh, A.K.; Kumar, A.; Srikanthan, Th.; Ha, Y. Mapping real-life applications on run-time reconfigurable NoC-based MPSoC on FPGA. Singh, A.K.; Kumar, A.; Srikanthan, Th.; Ha, Y. Published in: Proceedings of the 2010 International Conference on Field-programmable

More information

The Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006

The Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 The Use Of Virtual Platforms In MP-SoC Design Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 1 MPSoC Is MP SoC design happening? Why? Consumer Electronics Complexity Cost of ASIC Increased SW Content

More information

Specification and Validation for Heterogeneous MP-SoCs

Specification and Validation for Heterogeneous MP-SoCs Specification and Validation for Heterogeneous MP-SoCs Gabriela Nicolescu Ecole Polytechnique de Montréal Tel : (514) 340 4711 ext 5434 Fax: (514) 340 3240 Email : gabriela.nicolescu@polymtl.ca Heterogeneous

More information

TITLE BYLINE SYNONYMS DEFINITION DISCUSSION. Historical view. System on Chip

TITLE BYLINE SYNONYMS DEFINITION DISCUSSION. Historical view. System on Chip TITLE System on Chip BYLINE Tanguy Risset, Lyon University, INRIA INSA-Lyon, CITI, F-69621, Villeurbanne, France SYNONYMS System-on-a-chip, SoC DEFINITION A System on Chip (SoC) refers to a single integrated

More information

HW-SW Interfaces Abstraction and Design for Multi-Processor SoC

HW-SW Interfaces Abstraction and Design for Multi-Processor SoC HW-SW Interfaces Abstraction and Desin for Multi-Processor SoC MPSoC 04 Dr. Ahmed Amine JERRAYA TIMA Laboratory 46 Avenue Felix Viallet 38031 Grenoble Cedex France Tel: +33 476 57 47 59 Fax: +33 476 47

More information

SONA: An On-Chip Network for Scalable Interconnection of AMBA-Based IPs*

SONA: An On-Chip Network for Scalable Interconnection of AMBA-Based IPs* SONA: An On-Chip Network for Scalable Interconnection of AMBA-Based IPs* Eui Bong Jung 1, Han Wook Cho 1, Neungsoo Park 2, and Yong Ho Song 1 1 College of Information and Communications, Hanyang University,

More information

Advancing Software Development for a Multiprocessor System-on-Chip

Advancing Software Development for a Multiprocessor System-on-Chip Advancing Software Development for a Multiprocessor System-on-Chip Stephen Bique Department of Mathematics and Computer Science, Virginia State University Petersburg, Virgina 23806 USA ABSTRACT A low-level

More information

Hardware-Software Codesign. 1. Introduction

Hardware-Software Codesign. 1. Introduction Hardware-Software Codesign 1. Introduction Lothar Thiele 1-1 Contents What is an Embedded System? Levels of Abstraction in Electronic System Design Typical Design Flow of Hardware-Software Systems 1-2

More information

Distributed Operation Layer Integrated SW Design Flow for Mapping Streaming Applications to MPSoC

Distributed Operation Layer Integrated SW Design Flow for Mapping Streaming Applications to MPSoC Distributed Operation Layer Integrated SW Design Flow for Mapping Streaming Applications to MPSoC Iuliana Bacivarov, Wolfgang Haid, Kai Huang, and Lothar Thiele ETH Zürich MPSoCs are Hard to program (

More information

Combined System Synthesis and Communication Architecture Exploration for MPSoCs

Combined System Synthesis and Communication Architecture Exploration for MPSoCs This is the author s version of the work. The definitive work was published in Proceedings of Design, Automation and Test in Europe (DATE 2009), pp. 472-477, 2009. The work is supported in part by the

More information

Computer Organization and Design THE HARDWARE/SOFTWARE INTERFACE

Computer Organization and Design THE HARDWARE/SOFTWARE INTERFACE T H I R D E D I T I O N R E V I S E D Computer Organization and Design THE HARDWARE/SOFTWARE INTERFACE Contents v Contents Preface C H A P T E R S Computer Abstractions and Technology 2 1.1 Introduction

More information

Modeling and Simulation of System-on. Platorms. Politecnico di Milano. Donatella Sciuto. Piazza Leonardo da Vinci 32, 20131, Milano

Modeling and Simulation of System-on. Platorms. Politecnico di Milano. Donatella Sciuto. Piazza Leonardo da Vinci 32, 20131, Milano Modeling and Simulation of System-on on-chip Platorms Donatella Sciuto 10/01/2007 Politecnico di Milano Dipartimento di Elettronica e Informazione Piazza Leonardo da Vinci 32, 20131, Milano Key SoC Market

More information

Computer Organization and Microprocessors SYLLABUS CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS CHAPTER - 3 : THE MEMORY SYSTEM

Computer Organization and Microprocessors SYLLABUS CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS CHAPTER - 3 : THE MEMORY SYSTEM i SYLLABUS UNIT - 1 CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS Computer Types, Functional Units, Basic Operational Concepts, Bus Structures, Software, Performance, Multiprocessors and Multicomputers, Historical

More information

Model homogenization for power estimation and design exploration

Model homogenization for power estimation and design exploration + Rabie Ben Atitallah, Associate Professor Université de Lille Nord de France Université de Valenciennes, LAMIH INRIA Lille, DaRT team rabie.benatitallah@univ-valenciennes.fr http://www.lifl.fr/~benatita/

More information

MULTI-PROCESSOR SYSTEM-LEVEL SYNTHESIS FOR MULTIPLE APPLICATIONS ON PLATFORM FPGA

MULTI-PROCESSOR SYSTEM-LEVEL SYNTHESIS FOR MULTIPLE APPLICATIONS ON PLATFORM FPGA MULTI-PROCESSOR SYSTEM-LEVEL SYNTHESIS FOR MULTIPLE APPLICATIONS ON PLATFORM FPGA Akash Kumar,, Shakith Fernando, Yajun Ha, Bart Mesman and Henk Corporaal Eindhoven University of Technology, Eindhoven,

More information

The What, Why, and How of MPSoCs

The What, Why, and How of MPSoCs WMS1 8/11/04 3:11 PM Page 1 1 CHAPTER The What, Why, and How of MPSoCs Ahmed Amine Jerraya and Wayne Wolf 1.1 INTRODUCTION Multiprocessor systems-on-chips (MPSoCs) are the latest incarnation of very largescale

More information

Fault-Aware Task Re-Mapping for Throughput Constrained Multimedia Applications on NoC-based MPSoCs

Fault-Aware Task Re-Mapping for Throughput Constrained Multimedia Applications on NoC-based MPSoCs Fault-Aware Task Re-Mapping for Throughput Constrained Multimedia Applications on NoC-based MPSoCs Anup Das and Akash Kumar Department of Electrical & Computer Engineering National University of Singapore,

More information

Chapter 2 Basics. 2.1 The MPSoC Architecture

Chapter 2 Basics. 2.1 The MPSoC Architecture Chapter 2 Basics Abstract This chapter presents the basic components of the MPSoC hardware and software architecture. The MPSoC hardware architecture is made of several interconnected hardware and software

More information

UML for SOC Design GRANT MARTIN WOLFGANG MÜLLER. Edited by. Tensilica Inc., Santa Clara, CA, USA. and. University of Paderborn, Germany

UML for SOC Design GRANT MARTIN WOLFGANG MÜLLER. Edited by. Tensilica Inc., Santa Clara, CA, USA. and. University of Paderborn, Germany UML FOR SOC DESIGN UML for SOC Design Edited by GRANT MARTIN Tensilica Inc., Santa Clara, CA, USA and WOLFGANG MÜLLER University of Paderborn, Germany A C.I.P. Catalogue record for this book is available

More information

Hardware Design and Simulation for Verification

Hardware Design and Simulation for Verification Hardware Design and Simulation for Verification by N. Bombieri, F. Fummi, and G. Pravadelli Universit`a di Verona, Italy (in M. Bernardo and A. Cimatti Eds., Formal Methods for Hardware Verification, Lecture

More information

Reducing fine-grain communication overhead in multithread code generation for heterogeneous MPSoC

Reducing fine-grain communication overhead in multithread code generation for heterogeneous MPSoC Reducing fine-grain communication overhead in multithread code generation for heterogeneous MPSoC Lisane Brisolara 1, Sang-il Han 2,3, Xavier Guerin 2, Luigi Carro 1, Ricardo Reis 1, Soo-Ik Chae 3, Ahmed

More information

NetSpeed ORION: A New Approach to Design On-chip Interconnects. August 26 th, 2013

NetSpeed ORION: A New Approach to Design On-chip Interconnects. August 26 th, 2013 NetSpeed ORION: A New Approach to Design On-chip Interconnects August 26 th, 2013 INTERCONNECTS BECOMING INCREASINGLY IMPORTANT Growing number of IP cores Average SoCs today have 100+ IPs Mixing and matching

More information

Computer Engineering Mekelweg 4, 2628 CD Delft The Netherlands MSc THESIS

Computer Engineering Mekelweg 4, 2628 CD Delft The Netherlands   MSc THESIS Computer Engineering Mekelweg 4, 2628 CD Delft The Netherlands http://ce.et.tudelft.nl/ 2012 MSc THESIS Dynamic loading and task migration for streaming applications on a composable system-on-chip Adriaan

More information

Optimization of Behavioral IPs in Multi-Processor System-on- Chips

Optimization of Behavioral IPs in Multi-Processor System-on- Chips Optimization of Behavioral IPs in Multi-Processor System-on- Chips Yidi Liu and Benjamin Carrion Schafer # Department of Electronic and Information Engineering b.carrionschafer@polyu.edu.hk # Outline High-Level

More information

Codesign Framework. Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available in their web.

Codesign Framework. Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available in their web. Codesign Framework Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available in their web. Embedded Processor Types General Purpose Expensive, requires

More information

Technical Report: Communication SW Generation from TL to PCA Level

Technical Report: Communication SW Generation from TL to PCA Level Technical Report: Communication SW Generation from TL to PCA Level for MPSoC Ines Viskic, Samar Abdi and Daniel D. Gajski Center for Embedded Computer Systems University of California, Irvine, CA 92617

More information

Long Term Trends for Embedded System Design

Long Term Trends for Embedded System Design Long Term Trends for Embedded System Design DSD 2004 A. A. Jerraya TIMA Laboratory 46 Avenue Felix Viallet 38031 Grenoble Cedex France Tel: +33 476 57 47 59 Fax: +33 476 47 38 14 Email: Ahmed.Jerraya@imag.fr

More information

Functional modeling style for efficient SW code generation of video codec applications

Functional modeling style for efficient SW code generation of video codec applications Functional modeling style for efficient SW code generation of video codec applications Sang-Il Han 1)2) Soo-Ik Chae 1) Ahmed. A. Jerraya 2) SD Group 1) SLS Group 2) Seoul National Univ., Korea TIMA laboratory,

More information

Modular ARM System Design

Modular ARM System Design An ARM Approved Training Partner for more than 7 years, Doulos has delivered ARM training in more than half of the world's top ten semiconductor companies. Doulos is the only ARM Approved Training partner

More information

SCope: Efficient HdS simulation for MpSoC with NoC

SCope: Efficient HdS simulation for MpSoC with NoC SCope: Efficient HdS simulation for MpSoC with NoC Eugenio Villar Héctor Posadas University of Cantabria Marcos Martínez DS2 Motivation The microprocessor will be the NAND gate of the integrated systems

More information

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous

More information

Security-Enhanced 3D Communication Structure for Dynamic 3D-MPSoCs Protection

Security-Enhanced 3D Communication Structure for Dynamic 3D-MPSoCs Protection Security-Enhanced 3D Communication Structure for Dynamic 3D-MPSoCs Protection 2 Johanna Sepúlveda 1,2, Guy Gogniat 2, Ricardo Pires 1, Wang Chau 1, Marius Strum 1 1 Microelectronics Laboratory LME, University

More information

Securing Multiprocessor Systemon-Chip

Securing Multiprocessor Systemon-Chip Securing Multiprocessor Systemon-Chip By Arnab Kumar Biswas Department of Electronic Systems Engineering Under guidance of Prof. S. K. Nandy Motivation Now-a-days MPSOCs are pervading our dayto-day lives.

More information

Platform-based Design

Platform-based Design Platform-based Design The New System Design Paradigm IEEE1394 Software Content CPU Core DSP Core Glue Logic Memory Hardware BlueTooth I/O Block-Based Design Memory Orthogonalization of concerns: the separation

More information

Flexible MPSoC Platform with Fast Interconnect Exploration for Optimal System Performance for a Specific Application

Flexible MPSoC Platform with Fast Interconnect Exploration for Optimal System Performance for a Specific Application Flexible MPSoC Platform with Fast Interconnect Exploration for Optimal System Performance for a Specific Application Florin Dumitrascu, Iuliana Bacivarov, Lorenzo Pieralisi, Marius Bonaciu, Ahmed A. Jerraya

More information

A Generic Wrapper Architecture for Multi-Processor SoC Cosimulation and Design

A Generic Wrapper Architecture for Multi-Processor SoC Cosimulation and Design A Generic Wrapper Architecture for Multi-Processor SoC Cosimulation and Design Sungjoo Yoo Gabriela Nicolescu Damien Lyonnard Amer Baghdadi Ahmed A. Jerraya S Group, TIMA Laboratory 46 Avenue Felix Viallet,

More information

M (~ Computer Organization and Design ELSEVIER. David A. Patterson. John L. Hennessy. University of California, Berkeley. Stanford University

M (~ Computer Organization and Design ELSEVIER. David A. Patterson. John L. Hennessy. University of California, Berkeley. Stanford University T H I R D EDITION REVISED Computer Organization and Design THE HARDWARE/SOFTWARE INTERFACE David A. Patterson University of California, Berkeley John L. Hennessy Stanford University With contributions

More information

How to explicitly defines MoCCs within a model

How to explicitly defines MoCCs within a model CCSL@work: How to explicitly defines MoCCs within a model AOSTE sophia I3S/UNS/INRIA Synchron 2010 1 CCSL@work: the RT-Simex project (or a mean to check an implementation against its specification ) AOSTE

More information

Embedded Systems. 7. System Components

Embedded Systems. 7. System Components Embedded Systems 7. System Components Lothar Thiele 7-1 Contents of Course 1. Embedded Systems Introduction 2. Software Introduction 7. System Components 10. Models 3. Real-Time Models 4. Periodic/Aperiodic

More information

Automatic Instrumentation of Embedded Software for High Level Hardware/Software Co-Simulation

Automatic Instrumentation of Embedded Software for High Level Hardware/Software Co-Simulation Automatic Instrumentation of Embedded Software for High Level Hardware/Software Co-Simulation Aimen Bouchhima, Patrice Gerin and Frédéric Pétrot System-Level Synthesis Group TIMA Laboratory 46, Av Félix

More information

Design Issues in Hardware/Software Co-Design

Design Issues in Hardware/Software Co-Design Volume-2, Issue-1, January-February, 2014, pp. 01-05, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 ABSTRACT Design Issues in Hardware/Software Co-Design R. Ganesh Sr. Asst. Professor,

More information

Computer Architecture

Computer Architecture Computer Architecture Pipelined and Parallel Processor Design Michael J. Flynn Stanford University Technische Universrtat Darmstadt FACHBEREICH INFORMATIK BIBLIOTHEK lnventar-nr.: Sachgebiete: Standort:

More information

Hardware/Software Partitioning for SoCs. EECE Advanced Topics in VLSI Design Spring 2009 Brad Quinton

Hardware/Software Partitioning for SoCs. EECE Advanced Topics in VLSI Design Spring 2009 Brad Quinton Hardware/Software Partitioning for SoCs EECE 579 - Advanced Topics in VLSI Design Spring 2009 Brad Quinton Goals of this Lecture Automatic hardware/software partitioning is big topic... In this lecture,

More information

Cover Page. The following handle holds various files of this Leiden University dissertation:

Cover Page. The following handle holds various files of this Leiden University dissertation: Cover Page The following handle holds various files of this Leiden University dissertation: http://hdl.handle.net/1887/59459 Author: Spasic, J. Title: Improved hard real-time scheduling and transformations

More information

On mapping to multi/manycores

On mapping to multi/manycores On mapping to multi/manycores Jeronimo Castrillon Chair for Compiler Construction (CCC) TU Dresden, Germany MULTIPROG HiPEAC Conference Stockholm, 24.01.2017 Mapping for dataflow programming models MEM

More information

С and the Programming for Multitasking. Thomas W. Schultz. Purdue University West Lafayette, Indiana

С and the Programming for Multitasking. Thomas W. Schultz. Purdue University West Lafayette, Indiana С and the 8051 Programming for Multitasking Thomas W. Schultz Purdue University West Lafayette, Indiana PTR Prentice Hall Englewood Cliffs, New Jersey 07632 Preface Introduction Chapter 1 WHY THE 8051?

More information

Network-on-Chip Traffic Patterns Based on Real MPSoC Applications. Jiang Xu

Network-on-Chip Traffic Patterns Based on Real MPSoC Applications. Jiang Xu Network-on-Chip Traffic Patterns Based on Real MPSoC Applications Jiang Xu MOBILE COMPUTING SYSTEM LAB Multiprocessor System-on-Chip Put all or most part of a complex system on a single chip High performance,

More information

TIMA Lab. Research Reports

TIMA Lab. Research Reports ISSN 1292-862 TIMA Lab. Research Reports TIMA Laboratory, 46 avenue Félix Viallet, 38000 Grenoble France Application-Specific Multiprocessor Systems-on-Chip Ahmed Amine Jerraya, Amer Baghdadi, Wander Cesário,

More information

Co-synthesis and Accelerator based Embedded System Design

Co-synthesis and Accelerator based Embedded System Design Co-synthesis and Accelerator based Embedded System Design COE838: Embedded Computer System http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer

More information

Efficient real-time SDRAM performance

Efficient real-time SDRAM performance 1 Efficient real-time SDRAM performance Kees Goossens with Benny Akesson, Sven Goossens, Karthik Chandrasekar, Manil Dev Gomony, Tim Kouters, and others Kees Goossens

More information

Scalable Video Coding

Scalable Video Coding Introduction to Multimedia Computing Scalable Video Coding 1 Topics Video On Demand Requirements Video Transcoding Scalable Video Coding Spatial Scalability Temporal Scalability Signal to Noise Scalability

More information

Top Down Approach: SIMULINK Mixed Hardware / Software Design

Top Down Approach: SIMULINK Mixed Hardware / Software Design www.ijcsi.org 181 Top Down Approach: SIMULINK Mixed / Software Design Youssef atat 1,3 and Mostafa Rizk 1,2 1 Computer Science Department, Lebanese University, Beirut, Lebanon 2 Electronics Department,

More information

MULTIMEDIA COMMUNICATIONS

MULTIMEDIA COMMUNICATIONS MULTIMEDIA COMMUNICATIONS Protocols and Applications Edited by: Franklin F. Kuo Wolfgang Effelsberg J.J. Garcia-Luna-Aceves To join a Prentice Hall PTR Internet mailing list, point to: http://www.prenhall.com/mailjists/

More information

System-Level Verification Platform using SystemVerilog Layered Testbench & SystemC OOP

System-Level Verification Platform using SystemVerilog Layered Testbench & SystemC OOP , pp.221-230 http://dx.doi.org/10.14257/ijca.2014.7.2.21 System-Level Verification Platform using SystemVerilog Layered Testbench & SystemC OOP Young-Jin Oh and Gi-Yong Song * Department of Electronics

More information

PYTHON PROGRAMMING. John M.Zelle. Wartburg College AN INTRODUCTION TO COMPUTER SCIENCE SECOND EDITION

PYTHON PROGRAMMING. John M.Zelle. Wartburg College AN INTRODUCTION TO COMPUTER SCIENCE SECOND EDITION PYTHON PROGRAMMING AN INTRODUCTION TO COMPUTER SCIENCE SECOND EDITION * John M.Zelle Wartburg College Franklin, Beedle & Associates Inc. * 22462 SW Washington Si 'efion 97140 * 503/625-4445 + www.fbeedle.com

More information

Philip Andrew Simpson. FPGA Design. Best Practices for Team-based Reuse. Second Edition

Philip Andrew Simpson. FPGA Design. Best Practices for Team-based Reuse. Second Edition FPGA Design Philip Andrew Simpson FPGA Design Best Practices for Team-based Reuse Second Edition Philip Andrew Simpson San Jose, CA, USA ISBN 978-3-319-17923-0 DOI 10.1007/978-3-319-17924-7 ISBN 978-3-319-17924-7

More information

Hardware Implementation of AMBA Processor Interface Using Verilog and FPGA

Hardware Implementation of AMBA Processor Interface Using Verilog and FPGA Hardware Implementation of AMBA Processor Interface Using Verilog and FPGA Iqbalur Rahman Rokon, Toufiq Rahman, and Ahsanuzzaman Abstract - In this paper, the design of AMBA processor interface and its

More information

SysAlloc: A Hardware Manager for Dynamic Memory Allocation in Heterogeneous Systems

SysAlloc: A Hardware Manager for Dynamic Memory Allocation in Heterogeneous Systems SysAlloc: A Hardware Manager for Dynamic Memory Allocation in Heterogeneous Systems Zeping Xue, David Thomas zeping.xue10@imperial.ac.uk FPL 2015, London 4 Sept 2015 1 Single Processor System Allocator

More information

Introduction to gem5. Nizamudheen Ahmed Texas Instruments

Introduction to gem5. Nizamudheen Ahmed Texas Instruments Introduction to gem5 Nizamudheen Ahmed Texas Instruments 1 Introduction A full-system computer architecture simulator Open source tool focused on architectural modeling BSD license Encompasses system-level

More information

Embedded Systems Architecture

Embedded Systems Architecture Embedded Systems Architecture A Comprehensive Guide for Engineers and Programmers By Tammy Noergaard ELSEVIER AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE

More information

OCCN: A Network-On-Chip Modeling and Simulation Framework. M.Coppola, S.Curaba, M.Grammatikakis, R.Locatelli, G.Maruccia, F.Papariello, L.

OCCN: A Network-On-Chip Modeling and Simulation Framework. M.Coppola, S.Curaba, M.Grammatikakis, R.Locatelli, G.Maruccia, F.Papariello, L. OCCN: A Network-On-Chip Modeling and Simulation Framework M.Coppola, S.Curaba, M.Grammatikakis, R.Locatelli, G.Maruccia, F.Papariello, L.Pieralisi Outline Introduction SoC trends SoC: Towards a NoC centric

More information

NoC Simulation in Heterogeneous Architectures for PGAS Programming Model

NoC Simulation in Heterogeneous Architectures for PGAS Programming Model NoC Simulation in Heterogeneous Architectures for PGAS Programming Model Sascha Roloff, Andreas Weichslgartner, Frank Hannig, Jürgen Teich University of Erlangen-Nuremberg, Germany Jan Heißwolf Karlsruhe

More information

system on chip architecture CONTENTS Processor : An Architectural View Simple Sequential Processor

system on chip architecture CONTENTS Processor : An Architectural View Simple Sequential Processor Contents i system on chip architecture FOR m.tech (jntu - h&k) i year Ii semester (COMMON TO EMBEDDED SYSTEMS, VLSI AND VLSI DESIGN) CONTENTS UNIT - I [CH. H. - 1] ] [INTRODUCTION TO THE SYSTEM APPROACH]...

More information

Chapter 2 Designing Crossbar Based Systems

Chapter 2 Designing Crossbar Based Systems Chapter 2 Designing Crossbar Based Systems Over the last decade, the communication architecture of SoCs has evolved from single shared bus systems to multi-bus systems. Today, state-of-the-art bus based

More information

EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools

EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda Introduction

More information

Key technologies for many core architectures

Key technologies for many core architectures Key technologies for many core architectures Thierry Collette CEA, LIST thierry.collette@c ea.fr 1 Embedded computing Silicon area offers perfo rmance Applications x 40 from 90 to 45 ns Computing performance

More information

An Efficient AXI Read and Write Channel for Memory Interface in System-on-Chip

An Efficient AXI Read and Write Channel for Memory Interface in System-on-Chip An Efficient AXI Read and Write Channel for Memory Interface in System-on-Chip Abhinav Tiwari M. Tech. Scholar, Embedded System and VLSI Design Acropolis Institute of Technology and Research, Indore (India)

More information

ISSN:

ISSN: 113 DESIGN OF ROUND ROBIN AND INTERLEAVING ARBITRATION ALGORITHM FOR NOC AMRUT RAJ NALLA, P.SANTHOSHKUMAR 1 M.tech (Embedded systems), 2 Assistant Professor Department of Electronics and Communication

More information

Automatic Generation of Communication Architectures

Automatic Generation of Communication Architectures i Topic: Network and communication system Automatic Generation of Communication Architectures Dongwan Shin, Andreas Gerstlauer, Rainer Dömer and Daniel Gajski Center for Embedded Computer Systems University

More information

Flexible and Executable Hardware/Software Interface Modeling For Multiprocessor SoC Design Using SystemC

Flexible and Executable Hardware/Software Interface Modeling For Multiprocessor SoC Design Using SystemC Flexible and Executable / Interface Modeling For Multiprocessor SoC Design Using SystemC Patrice Gerin Hao Shen Alexandre Chureau Aimen Bouchhima Ahmed Amine Jerraya System-Level Synthesis Group TIMA Laboratory

More information

Computer-Aided Recoding for Multi-Core Systems

Computer-Aided Recoding for Multi-Core Systems Computer-Aided Recoding for Multi-Core Systems Rainer Dömer doemer@uci.edu With contributions by P. Chandraiah Center for Embedded Computer Systems University of California, Irvine Outline Embedded System

More information

Communication Oriented Design Flow

Communication Oriented Design Flow ARTIST2 http://www.artist-embedded.org/fp6/ ARTIST Workshop at DATE 06 W4: Design Issues in Distributed, Communication-Centric Systems Communication Oriented Design Flow Marcello Coppola Head of AST Grenoble

More information

Generating TLM Bus Models from Formal Protocol Specification. Tom Michiels CoWare

Generating TLM Bus Models from Formal Protocol Specification. Tom Michiels CoWare Generating TLM Bus Models from Formal Protocol Specification Tom Michiels CoWare Agenda Cycle accurate TLM Requirements Difficulties in creating TLM bus models Generating from formal specification Example

More information

Adaptable Intelligence The Next Computing Era

Adaptable Intelligence The Next Computing Era Adaptable Intelligence The Next Computing Era Hot Chips, August 21, 2018 Victor Peng, CEO, Xilinx Pervasive Intelligence from Cloud to Edge to Endpoints >> 1 Exponential Growth and Opportunities Data Explosion

More information

A Unified HW/SW Interface Model to Remove Discontinuities between HW and SW Design

A Unified HW/SW Interface Model to Remove Discontinuities between HW and SW Design A Unified /SW Interface Model to Remove Discontinuities between and SW Design Aimen Bouchhima, Xi Chen, Frédéric Pétrot, Wander O. Cesário, Ahmed A. Jerraya TIMA Laboratory 46 Avenue Félix Viallet 38031

More information

Scalable Sensor Data Processor: Testing and Validation

Scalable Sensor Data Processor: Testing and Validation Scalable Sensor Data Processor: Testing and Validation R. Pinto a, L. Berrojo, L. Gomez, F. Piarrette, P. Sanchez, E. Garcia, R. Trautner b, G. Rauwerda c, K. Sunesen, S. Redant d, S. Habinc e, J. Andersson,

More information

A System-Level Synthesis Approach from Formal Application Models to Generic Bus-Based MPSoCs

A System-Level Synthesis Approach from Formal Application Models to Generic Bus-Based MPSoCs A System-Level Synthesis Approach from Formal Application s to Generic Bus-Based MPSoCs Jens Gladigau 1, Andreas Gerstlauer 2, Christian Haubelt 1, Martin Streubühr 1, and Jürgen Teich 1 1 Department of

More information

Design methodology for multi processor systems design on regular platforms

Design methodology for multi processor systems design on regular platforms Design methodology for multi processor systems design on regular platforms Ph.D in Electronics, Computer Science and Telecommunications Ph.D Student: Davide Rossi Ph.D Tutor: Prof. Roberto Guerrieri Outline

More information

Memory-efficient multithreaded code generation from Simulink for heterogeneous MPSoC

Memory-efficient multithreaded code generation from Simulink for heterogeneous MPSoC Des Autom Embed Syst (2007) 11: 249 283 DOI 10.1007/s10617-007-9009-4 Memory-efficient multithreaded code generation from Simulink for heterogeneous MPSoC Sang-Il Han Soo-Ik Chae Lisane Brisolara Luigi

More information

The Architects View Framework: A Modeling Environment for Architectural Exploration and HW/SW Partitioning

The Architects View Framework: A Modeling Environment for Architectural Exploration and HW/SW Partitioning 1 The Architects View Framework: A Modeling Environment for Architectural Exploration and HW/SW Partitioning Tim Kogel European SystemC User Group Meeting, 12.10.2004 Outline 2 Transaction Level Modeling

More information

A Flexible Modeling and Simulation Framework for Design Space Exploration

A Flexible Modeling and Simulation Framework for Design Space Exploration A Flexible Modeling and Simulation Framework for Design Space Camille Jalier, Gilles Sassatelli, D. Lattard To cite this version: Camille Jalier, Gilles Sassatelli, D. Lattard. A Flexible Modeling and

More information

Rapid-Prototyping Emulation System using a SystemC Control System Environment and Reconfigurable Multimedia Hardware Development Platform

Rapid-Prototyping Emulation System using a SystemC Control System Environment and Reconfigurable Multimedia Hardware Development Platform Rapid-Prototyping Emulation System using a SystemC System Environment and Reconfigurable Multimedia Development Platform DAVE CARROLL, RICHARD GALLERY School of Informatics and Engineering, Institute of

More information

Software Driven Verification at SoC Level. Perspec System Verifier Overview

Software Driven Verification at SoC Level. Perspec System Verifier Overview Software Driven Verification at SoC Level Perspec System Verifier Overview June 2015 IP to SoC hardware/software integration and verification flows Cadence methodology and focus Applications (Basic to

More information

COMPLEX EMBEDDED SYSTEMS

COMPLEX EMBEDDED SYSTEMS COMPLEX EMBEDDED SYSTEMS Embedded System Design and Architectures Summer Semester 2012 System and Software Engineering Prof. Dr.-Ing. Armin Zimmermann Contents System Design Phases Architecture of Embedded

More information

System Level Design. Technology. El Mostapha Aboulhamid Frederic Rousseau. Edited by. CRC Press. Taylor &. Francis Croup

System Level Design. Technology. El Mostapha Aboulhamid Frederic Rousseau. Edited by. CRC Press. Taylor &. Francis Croup System Level Design wit5net Technology Edited by El Mostapha Aboulhamid Frederic Rousseau CRC Press Taylor & Francis Croup Boca Raton London New York CRC Press is an imprint of the Taylor Bt Francis Croup,

More information

ISSN Vol.04,Issue.01, January-2016, Pages:

ISSN Vol.04,Issue.01, January-2016, Pages: WWW.IJITECH.ORG ISSN 2321-8665 Vol.04,Issue.01, January-2016, Pages:0077-0082 Implementation of Data Encoding and Decoding Techniques for Energy Consumption Reduction in NoC GORANTLA CHAITHANYA 1, VENKATA

More information

PrimeCell TrustZone Protection Controller (BP147) Cycle Model

PrimeCell TrustZone Protection Controller (BP147) Cycle Model PrimeCell TrustZone Protection Controller (BP147) Cycle Model Version 9.1.0 User Guide Copyright 2017 ARM Limited. All rights reserved. ARM DUI1084A () PrimeCell TrustZone Protection Controller (BP147)

More information

Integrating Instruction Set Simulator into a System Level Design Environment

Integrating Instruction Set Simulator into a System Level Design Environment Integrating Instruction Set Simulator into a System Level Design Environment A Thesis Presented by Akash Agarwal to The Department of Electrical and Computer Engineering in partial fulfillment of the requirements

More information