TITLE. Chip and Package-Level Wideband EMI Analysis for Mobile DRAM Devices. Jin-Sung Youn (Samsung Electronics)
|
|
- Oswin Fleming
- 5 years ago
- Views:
Transcription
1 TITLE Chip and Package-Level Wideband EMI Analysis for Mobile DRAM Devices Jin-Sung Youn (Samsung Electronics) Image Jin-Sung Youn, Jieun Park, Jinwon Kim, Daehee Lee, Sangnam Jeong, Junho Lee, Hyo-Soon Kang, Chan-Seok Hwang, Jong-Bae Lee (Samsung Electronics)
2 Chip and Package-Level Wideband EMI Analysis for Mobile DRAM Devices Jin-Sung Youn (Samsung Electronics) Jin-Sung Youn, Jieun Park, Jinwon Kim, Daehee Lee, Sangnam Jeong, Junho Lee, Hyo-Soon Kang, Chan-Seok Hwang, Jong-Bae Lee (Samsung Electronics)
3 SPEAKERS Jin-Sung Youn Senior Engineer, Samsung Electronics He received the B.S. degree in Information and Telecommunication Electronics Engineering from Soongsil University, Korea, in 27. He received He received the M.S. and Ph.D. in Electrical and Electronic Engineering from Yonsei University, Korea, in 214. His doctoral dissertation concerned the high-speed and powerefficient 85-nm Si optoelectronic integrated receivers for optical interconnect applications. In 214, he joined the Samsung Electronics, Gyeonggi-do, Korea, where he is currently a Senior Engineer. His current research interests include the area of design methodology that include signal integrity (SI), power integrity (PI), electromagnetic interference (EMI), and electrostatic discharge (ESD).
4 Agenda Background Trends of in Mobile Devices EMI Source in Mobile Devices Wideband EMI Analysis Methodology EMI Simulation Flow Chip/Package-Level EMI Solution Correlation with Measurement Results Conclusion
5 Thickness [mm] Trends of Mobile Devices High performance/integration: multi cores, multi functions, huge data processing,... 8+components in a mobile device Higher connectivity: GSM, CDMA, UMTS, LTE, Bluetooth/WiFi, GPS, 5G(28GHz)... Thin and slim device Prediction Year 9.9mm 예 So A LG H Sa Source: 6.8mm Electromagnetic interference (EMI) becomes a critical issue! Source:
6 EMI Issues Evaluation of EMI Characteristics RF sensitivity degradation: cellular bands (2G/3G/LTE), Bluetooth/WiFi, GPS Malfunctions - Display/camera performance degradation - Ghost swipe in touch screen panel (TSP) Set-Level EMI Classify EM Noises & Find Root Causes NFS Chip Camera Module PMIC Component-Level EMI Camera Chip Memory Sensors (Gyro,Accelerometer) AP Far-Field TIS * TIS: Total Isotropic Sensitivity BT/WiFi Source: Modem microsd Card Near Field Near-field scan (NFS)-based EMI analysis is essential!
7 If Our Products Failed by EMI... Most of EMI evaluation and verification rely on testing... Requirement of additional cost and time to fix Effort (cost & time) can be reduced by adopting EMI simulation in the product design stage. Existing Process Product Design Fabrication EMI Test Pass Product Re-Design Fail Mass Production Signal Swing Level Slew Rate Control Operating Frequency Change Chip/PKG/System Revision Improved Process Product Design EMI Simulation Fabrication EMI Test Pass Product Re-Design Fail Mass Production EMI analysis methodologies are strongly required!
8 -65 Why We Need Wideband EMI Solution? Data rate of mobile DRAMs continuously increases... LPDDR2(8Mbps) LPDDR3(16Mbps) LPDDR4(32Mbps) LPDDR2 (8Mbps) LPDDR3 (16Mbps) LPDDR (32Mbps) [dbm] [dbm] [dbm] LTE/GSM LTE/GSM LTE/GSM GPS LTE/GSM /Glonoss BT/WiFi [Hz] 1G 2G 3G 4G 5G GPS LTE/GSM /Glonoss BT/WiFi [Hz] 1G 2G 3G 4G 5G GPS LTE/GSM /Glonoss BT/WiFi [Hz] 1G 2G 3G 4G 5G Radio-frequency interference (RFI) between memory and wireless antennas...
9 Voltage Voltage Package-on-Package (PoP) EMI Sources EMI Sources in Mobile DRAM Devices On-Chip radiation: direct emission (by on-chip interconnection) from chip surface Off-Chip radiation: signal conductors and power plane from package TOP Package (Memory) Bottom Package (AP) DRAM#4 DRAM#3 DRAM#2 DRAM#1 On-Chip EM Radiation DRAM Cell VDD I/O Signal I/O Signal GND Off-Chip EM Radiation (Power Plane) Off-Chip EM Radiation (Signal Path) Signal Path Power Plane DQ(Ch1.) DQ(Ch2.) Time Time Crosstalk Noise Timing delay/skew Jitter Impedance mismatch VDDQ(Ch1.) VDDQ(Ch2.) Simultaneous Switching Noise (SSN) Plane coupling PWR/GND Impedance
10 EMI Simulation Flow Various circuit/em simulation tools are available for EMI simulation. How to increase accuracy of EMI simulation...? Source:
11 Input Stimulus EMI Source Extraction Memory read operation at 1.6 Gbps Block diagram Memory I/O buffer Power distributed network (PDN) Memory/AP package models Input stimulus Verify by package direct probing & logic analyzer Periodic pattern (832bits) t oggle t oggle t oggle 416bit 32bit 32bit 32bit. 12bit 16bit 4bit *Toggle: Non-Toggle:...
12 Voltage [V] EMI Source Extraction - I/O Buffer Model SPICE model provides better accuracy with long simulation time. IBIS Model Static and dynamic curves describing electrical behavior of the I/O Used for fast extraction of basic parameters SPICE Model Rising Waveforms IBIS Model PMOS Power Clamp Diodes IN OUT IN OUT NMOS GND Clamp Cap C comp Falling Waveforms Pullup Pulldown IBIS SPICE Knee Overshoot Ringback Time [ns] Waveform differences btw SPICE and IBIS Models High-frequency components * IBIS: I/O Buffer Information Specification SPICE model is needed to achieve wideband EMI solution.
13 DQ DQ2 DQ4 DQ6 DQ8 DQ1 DQ12 DQ14 DQ DQ2 DQ4 DQ6 DQ8 DQ1 DQ12 DQ14 DQ DQ2 DQ4 DQ6 DQ8 DQ1 DQ12 DQ14 Magnitude [db] Magnitude [db] Magnitude [db] EMI Source Extraction - Power Distributed Network (PDN) PDN based on R-network can be used for simple and fast simulation. RC Network is extracted from layout Accurate PDN effect can be included in our simulation. R Network Power Plane SPICE Model.subckt DRAM in out vdd vss nmos out in vss vss pmos out in vdd vdd cdecap vdd vss 1p.ends Time Domain No significant difference! R Network RC Network Ground Plane RC Network Power Plane Ground Plane SPICE Model.subckt DRAM in out vdd vss nmos out in vss vss pmos out in vdd vdd cdecap vdd vss 1p.ends Frequency Domain ~13dB difference@2 nd harmonic MHz 16MHz 24MHz R Network RC Network
14 Package model setting using SIwave Chip/Package Modeling Full Package Model Layer/DIE Stack-up Source Attachment Chip Metal DRAM#N Dielectric Solderball Bondwire DRAM#1 Copper Dielectric Simple Model JEDEC 4-Point Sig. GND Copper Dielectric Interposer Model (for Testing) Frequency-Independent Source (FFT Dataset File)
15 Simulation is done using SIwave Frequency range Near-Field Simulation 7MHz~1GHz (51points) 15MHz~18MHz (51points) 23MHz~25MHz (51points) [Simulation Results at 8MHz] Hx Probe Hy Probe Hz Probe Extract the maximum value btw Hx and Hy probes at each frequency
16 Correlation (1): Simulation vs. Measurement Memory read operation (16Mbps) for each byte Near-field scan measurement up to 3 rd harmonic (8MHz, 16MHz, 24MHz) Error between measurement and simulation is less than 3dB Simulation is well matched with measurement!! Byte Byte1 Byte2 Byte3 EM Field EM Field [dbm] Sim. Meas. [dbm] Sim. Meas. [dbm] Sim. Meas. [dbm] Sim. Meas. Byte (Ch1.) Byte (Ch2.) [MHz] [MHz] [MHz] [MHz] [MHz] [MHz] [MHz] [MHz] Sim. Sim. Sim. Sim. Meas. Meas. Meas. Meas.
17 H-Field [dbm] H-Field [A/m] H-Field [A/m] Correlation (2): Simulation vs. Measurement Memory read operation (16Mbps) with all byte simultaneously Near-field scan (NFS) measurement up to ~2.4GHz Correlation between measurement and simulation is about 89.4% EM Field EM Field All Byte [dbm] Frequency [MHz] Frequency [MHz] Frequency [MHz] Simulation Measurement [MHz]
18 Conclusion Wideband EMI Analysis Methodology for Mobile DRAM Devices Chip/Package-Level EMI Solution and its Detail Analysis Strategies I/O and Power Distribution Network Models Chip/Package Modeling Correlation with Near-Field Scan Measurement Results Wideband spectrum (~2.4 GHz) with correlation factor of 89.4 %
19 Thank you! Jin-Sung Youn QUESTIONS?
TITLE. on SSD Boards. Image. Topic: Topic: Seong-Jin Mun, (Samsung Electronics Inc.)
TITLE Topic: Far-Field o Nam elementum EMI commodo Analysis mattis. Pellentesque Methodology and Verification on SSD Boards Topic: o malesuada blandit euismod. Seong-Jin Mun, (Samsung Electronics Inc.)
More informationBGA SSD with EMI Shielding
BGA SSD with EMI Shielding Jong-ok Chun Senior Managing Director Sun System Co.,Ltd www.sunsystem.kr rfjob@sunsysm.com, OCT-2017 Trend of SSD Form-Factor Form Factor - 2.5 Inch - Slim SATA 100x70mm 54x39mm
More informationEMI/ESD Filters for Cellular Phones
EMI/ESD Filters for Cellular Phones Cellular phones, as with all handheld and wireless devices are susceptible to the damaging effects of Electrostatic Discharge (ESD) transients. As much as 40 kilovolts
More informationElectrical optimization and simulation of your PCB design
Electrical optimization and simulation of your PCB design Steve Gascoigne Senior Consultant at Mentor Graphics Zagreb, 10. lipnja 2015. Copyright CADCAM Group 2015 The Challenge of Validating a Design..
More informationThis Part-B course discusses design techniques that are used to reduce noise problems in large-scale integration (LSI) devices.
Course Introduction Purpose This Part-B course discusses design techniques that are used to reduce noise problems in large-scale integration (LSI) devices. Objectives Learn approaches and design methods
More informationAgilent Technologies Advanced Signal Integrity
Agilent Technologies Advanced Signal Integrity Measurements for Next Generation High Speed Serial Standards Last Update 2012/04/24 (YS) Appendix VNA or TDR Scope? ENA Option TDR Overview USB 3.0 Cable/Connector
More informationHigh-Speed DDR4 Memory Designs and Power Integrity Analysis
High-Speed DDR4 Memory Designs and Power Integrity Analysis Cuong Nguyen Field Application Engineer cuong@edadirect.com www.edadirect.com 2014 1 PCB Complexity is Accelerating Use of Advanced Technologies
More informationMAX 10 FPGA Signal Integrity Design Guidelines
2014.12.15 M10-SIDG Subscribe Today s complex FPGA system design is incomplete without addressing the integrity of signals coming in to and out of the FPGA. Simultaneous switching noise (SSN) often leads
More informationSamsung System LSI Business
Samsung System LSI Business NS (Stephen) Woo, Ph.D. President & GM of System LSI Samsung Electronics 0/32 Disclaimer The materials in this report include forward-looking statements which can generally
More informationSSO Noise And Conducted EMI: Modeling, Analysis, And Design Solutions
SSO Noise And Conducted EMI: Modeling, Analysis, And Design Solutions Patrice Joubert Doriol 1, Aurora Sanna 1, Akhilesh Chandra 2, Cristiano Forzan 1, and Davide Pandini 1 1 STMicroelectronics, Central
More informationOptimization of Modern Memory
System Design, Verificationand and Optimization of Modern Memory Interfaces (DDR3) Santa Clara, Aug 23 rd 2011 Robert Myoung Sr. Application Engineer 1 Agenda Introduction ECAD Geometry Translation SI/PI
More informationOptical SerDes Test Interface for High-Speed and Parallel Testing
June 7-10, 2009 San Diego, CA SerDes Test Interface for High-Speed and Parallel Testing Sanghoon Lee, Ph. D Sejang Oh, Kyeongseon Shin, Wuisoo Lee Memory Division, SAMSUNG ELECTRONICS Why Interface? High
More informationBoard Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
More informationHigh performance HBM Known Good Stack Testing
High performance HBM Known Good Stack Testing FormFactor Teradyne Overview High Bandwidth Memory (HBM) Market and Technology Probing challenges Probe solution Power distribution challenges PDN design Simulation
More informationSYSTEM LEVEL ESD - BEYOND THE COMPONENT LEVEL IC PROTECTION CHARVAKA DUVVURY
SYSTEM LEVEL ESD - BEYOND THE COMPONENT LEVEL IC PROTECTION CHARVAKA DUVVURY 1 1 Outline Impact from Advanced Technologies and High Speed Circuit Designs on Component Level ESD System Level ESD and the
More informationUse of Simulation Software in Pre-Qualification Tests
Use of Simulation Software in Pre-Qualification Tests RF & Hyper Europe 2009 Villepinte Yannis Braux: Senior EM Engineer CST FRANCE 1 www.cst.com Use of Simulation Software in Pre-Qualification Tests 1.
More informationSignal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs
White Paper Introduction Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs Signal integrity has become a critical issue in the design of high-speed systems. Poor signal integrity can mean
More informationApache s Power Noise Simulation Technologies
Enabling Power Efficient i Designs Apache s Power Noise Simulation Technologies 1 Aveek Sarkar VP of Support Apache Design Inc, A wholly owned subsidiary of ANSYS Trends in Today s Electronic Designs Low-power
More informationSINGLE chip/package solutions using the system-on-chip
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, VOL. 53, NO. 3, AUGUST 2011 611 Systematic Analysis Methodology for Mobile Phone s Electrostatic Discharge Soft Failures Ki Hyuk Kim, Member, IEEE, and
More informationThis Part-A course discusses techniques that are used to reduce noise problems in the design of large scale integration (LSI) devices.
Course Introduction Purpose This Part-A course discusses techniques that are used to reduce noise problems in the design of large scale integration (LSI) devices. Objectives Understand the requirement
More informationSSO Noise And Conducted EMI: Modeling, Analysis, And Design Solutions
SSO Noise And Conducted EMI: Modeling, Analysis, And Design Solutions Patrice Joubert Doriol 1, Aurora Sanna 1, Akhilesh Chandra 2, Cristiano Forzan 1, and Davide Pandini 1 1 STMicroelectronics, Central
More informationElectromagnetic Compatibility ( EMC )
Electromagnetic Compatibility ( EMC ) ESD Strategies in IC and System Design 8-1 Agenda ESD Design in IC Level ( ) Design Guide Lines CMOS Design Process Level Method Circuit Level Method Whole Chip Design
More informationIBIS PDN Feature Studies
IBIS PDN Feature Studies Randy Wolff Micron Technology Lance Wang IO Methodology DAC IBIS Summit San Diego, CA, USA based on 2011 European IBIS Summit presentation and updates 2010 Micron Technology, Inc.
More informationSFC ChipClamp ΤΜ Flip Chip TVS Diode with T-Filter PRELIMINARY Features
Description The SFC2282-50 is a low pass T-filter with integrated TVS diodes. It is designed to provide bidirectional filtering of EMI/RFI signals and electrostatic discharge (ESD) protection in portable
More informationALPW-BLEM103 Datasheet 1.0 Bluetooth Low Energy HCI
ALPW-BLEM103 Datasheet 1.0 Bluetooth Low Energy HCI FEATURES Ready-to-use Bluetooth Low Energy HCI module Ultra Small form factor 12mm x 12mm Ultra Low Power consumption EM Microelectronic Bluetooth Low
More informationWireless Communication
Wireless Communication Hwajung Lee Key Reference: Prof. Jong-Moon Chung s Lecture Notes at Yonsei University Wireless Communications Bluetooth Wi-Fi Mobile Communications LTE LTE-Advanced Mobile Communications
More informationFPGA Power Management and Modeling Techniques
FPGA Power Management and Modeling Techniques WP-01044-2.0 White Paper This white paper discusses the major challenges associated with accurately predicting power consumption in FPGAs, namely, obtaining
More informationModeling DDR3 with IBIS
Modeling DDR3 with IBIS Randy Wolff, Micron Technology DesignCon 2008 IBIS Summit Products are warranted only to meet Micron s production data sheet specifications. Information, products and/or specifications
More informationVLSI Implementation of 8051 MCU with Decoupling Capacitor for IC-EMC
Universal Journal of Electrical and Electronic Engineering 5(1): 1-8, 2017 DOI: 10.13189/ujeee.2017.050101 http://www.hrpub.org VLSI Implementation of 8051 MCU with Decoupling Capacitor for IC-EMC Mao-Hsu
More informationPUSB3FA0. 1 Product profile. ESD protection for ultra high-speed interfaces. 1.1 General description. 1.2 Features and benefits. 1.
Rev. 1 1 February 2018 Product data sheet 1 Product profile 1.1 General description The device is designed to protect high-speed interfaces such as SuperSpeed USB, High-Definition Multimedia Interface
More informationSIM HOLDER DESIGN GUIDES Application Note NT10001a Rev. 1-04/09/07
SIM HOLDER DESIGN GUIDES Application Note This document is related to the following products: APPLICABILITY TABLE SIM HOLDER DESIGN GUIDES Application Note PRODUCT PART NUMBER APPLICABILITY EZ10-QUAD-PY
More informationOptimization of Broadband RF Performance and ESD Robustness by π-model Distributed ESD Protection Scheme
Optimization of Broadband RF Performance and ESD Robustness by π-model Distributed ESD Protection Scheme Ming-Dou Ker and Bing-Jye Kuo Nanoelectronics and Gigascale Systems Laboratory, Institute of Electronics,
More information2.5 V/3.3 V, 2-Bit, Individual Control Level Translator Bus Switch ADG3243
2.5 V/3.3 V, 2-Bit, Individual Control Level Translator Bus Switch ADG3243 FEATURES 225 ps Propagation Delay through the Switch 4.5 Switch Connection between Ports Data Rate 1.5 Gbps 2.5 V/3.3 V Supply
More informationThe Necessity of EMC Radiated Emission Requirement above 6GHz from the Development of ICT Equipment in future 5G implementations
The Necessity of EMC Radiated Emission Requirement above 6GHz from the Development of ICT Equipment in future 5G implementations Nov. 23 2017 HUAWEI TECHNOLOGIES CO., LTD. www.huawei.com Content High-speed
More informationTABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2
TABLE OF CONTENTS 1.0 PURPOSE... 1 2.0 INTRODUCTION... 1 3.0 ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2 3.1 PRODUCT DEFINITION PHASE... 3 3.2 CHIP ARCHITECTURE PHASE... 4 3.3 MODULE AND FULL IC DESIGN PHASE...
More informationEClamp2410P. ESD Protection Device for T-Flash/MicroSD Interfaces PRELIMINARY. PROTECTION PRODUCTS - EMIClamp TM Description.
- EMIClamp TM Description The EClamp TM 240P is a combination EMI fi lter and line termination device with integrated TVS diodes for use on Multimedia Card interfaces. This state-of-the-art device utilizes
More information2.5 V/3.3 V, 8-Bit, 2-Port Level Translating, Bus Switch ADG3245
V/3.3 V, 8-Bit, 2-Port Level Translating, Bus Switch ADG3245 FEATURES 225 ps Propagation Delay through the Switch 4.5 Switch Connection between Ports Data Rate 1.244 Gbps V/3.3 V Supply Operation Selectable
More informationPower IC 용 ESD 보호기술. 구용서 ( Yong-Seo Koo ) Electronic Engineering Dankook University, Korea
Power IC 용 ESD 보호기술 구용서 ( Yong-Seo Koo ) Electronic Engineering Dankook University, Korea yskoo@dankook.ac.kr 031-8005-3625 Outline Introduction Basic Concept of ESD Protection Circuit ESD Technology Issue
More informationPractical Shielding, EMC/EMI, Noise Reduction, Earthing and Circuit Board Layout
Practical Shielding, EMC/EMI, Noise Reduction, Earthing and Circuit Board Layout Contents 1 Introduction 1 1.1 Introduction 1 1.2 EMI vs EMC 3 1.3 Interference sources 3 1.4 Need for standards 5 1.5 EMC
More informationWireless Networking: An Introduction. Hongwei Zhang
Wireless Networking: An Introduction Hongwei Zhang http://www.cs.wayne.edu/~hzhang Outline Networking as resource allocation A taxonomy of current practice Technical elements Outline Networking as resource
More informationG IP3=38. P1dB= Single. Units
Product Description SG0 SG0 is a high performance InGaP HBT amplifier utilizing a Darlington configuration with an active bias network. The active bias network provides stable current over temperature
More informationSPECIFICATION PATENT PENDING. Embedded Flexible 4G LTE Wide Band Antenna MHz, MHz. Covers worldwide 2G/3G/4G Bands
SPECIFICATION PATENT PENDING Part No: Product Name: FXUB65.07.0180C Minima Embedded Flexible 4G LTE Wide Band Antenna 700-960MHz, 1700-2700MHz Features: Flexible Wideband Antenna Covers worldwide 2G/3G/4G
More informationWireless Communication
Wireless Communication Hwajung Lee Key Reference: Prof. Jong-Moon Chung s Lecture Notes at Yonsei University Wireless Communications Bluetooth Wi-Fi Mobile Communications LTE LTE-Advanced Mobile Communications
More informationHow to Solve DDR Parametric and Protocol Measurement Challenges
How to Solve DDR Parametric and Protocol Measurement Challenges Agilent DTD Scopes and Logic Analyzer Division Copyright 2008 Agilent Technologies Solve DDR Phy & Protocol Challenges Page 11 25 September
More information1-Fiber Detachable DVI module, DVFX-100
1-Fiber Detachable DVI module, DVFX-100 DATA SHEET Contents Description Features Applications Technical Specifications Functions Drawing Fiber Connection DVI Pin Description Revision History OPTICIS HQ
More informationDr. Paulo Marin, EE/BSc, MSc, PhD. Electrical Engineer, ICT Consultant
Is Cable Balancing Efficient i Enough for EMI Mitigation in Data Centers? Dr. Paulo Marin, EE/BSc, MSc, PhD. Electrical Engineer, ICT Consultant What are You going to Learn? What are the potential sources
More informationMMA043AA Datasheet 0.5 GHz 12 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier
MMA043AA Datasheet 0.5 GHz 12 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA:
More informationPLC WATT ULTRA LOW CAPACITANCE TVS ARRAY DESCRIPTION SO-8 PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS PIN CONFIGURATION
00 WATT ULTRA LOW CAPACITAE TVS ARRAY DESCRIPTION The is an ultra low capacitance TVS array that provides two lines of protection. This device protects high-frequency applications such as voice and data
More informationUsing Sonnet in a Cadence Virtuoso Design Flow
Using Sonnet in a Cadence Virtuoso Design Flow Purpose of this document: This document describes the Sonnet plug-in integration for the Cadence Virtuoso design flow, for silicon accurate EM modelling of
More informationAn Adaptable Test Socket Concept that Meets Both the Test and Burn-In Needs of 21st Century Array Packages
An Adaptable Test Socket Concept that Meets Both the Test and Burn-In Needs of 21st Century Array Packages Alexander Barr, 3M, awbarr@mmm.com Akihiko Furuta, Sumitomo 3M, Masahiko Kobayashi, Sumitomo 3M,
More informationLPDDR4: Evolution for new Mobile World
LPDDR4: Evolution for new Mobile World 2013.08.06 JungYong(JY) Choi Senior Manager Samsung Semiconductor Inc. 1 / 22 Legal Disclaimer This presentation is intended to provide information concerning memory
More informationBest practices for EMI filtering and IC bypass/decoupling applications
X2Y Component Connection and PCB Layout Guidelines Best practices for EMI filtering and IC bypass/decoupling applications X2Y Attenuators, LLC 1 Common X2Y Circuit Uses EMI FILTERING Conducted and Radiated
More informationEDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk
DesignCon 2007 Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk Ravi Kollipara, Rambus, Inc. ravik@rambus.com, (650) 947-5298 Ben Chia, Rambus, Inc. Dan Oh, Rambus,
More informationSymbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V
1 Introduction The user guide provides guidelines on how to help you successfully design the CME-M7 board which includes the power supply, configuration, clock, DDR2 or DDR3, high speed USB, LVDS and ADC
More informationConcerns when applying Channel Simulation to DDR4 Interface
Concerns when applying Channel Simulation to DDR4 Interface Masaki Kirinaka mkirinaka@jp.fujitsu.com Akiko Tsukada tsukada.akiko@jp.fujitsu.com FUJITSU INTERCONNECT TECHNOLOGIES LIMITED Asian IBIS Summit
More informationRClamp TM 0504M RailClamp Low Capacitance TVS Diode Array PRELIMINARY Features
Description RailClamps are surge rated diode arrays designed to protect high speed data interfaces. The RClamp series has been specifically designed to protect sensitive components which are connected
More informationThermal Considerations in Package Stacking and Advanced Module Technology
Thermal Considerations in Package Stacking and Advanced Module Technology Ulrich Hansen, Director of Marketing, Staktek February 16, 2006 Continued drive to increase sub-system density, functionality and
More informationTechnical Article MS-2442
Technical Article MS-2442. JESD204B vs. Serial LVDS Interface Considerations for Wideband Data Converter Applications by George Diniz, Product Line Manager, Analog Devices, Inc. Some key end-system applications
More informationCadence Power Integrity Solutions For PCBs and IC Packages. May 2013
Cadence Power Integrity Solutions For PCBs and IC Packages May 2013 Simultaneous Switching Noise (SSN) A Power Integrity Issue Design with decaps intentionally removed to demonstrate how poor PI performance
More informationPSOT03LC - PSOT36LC 500 WATT ULTRA LOW CAPACITANCE TVS ARRAY DESCRIPTION SOT-23 PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS
500 WATT ULTRA LOW CAPACITANCE TVS ARRAY DESCRIPTION The PSOTxxLC series are ultra low capacitance transient voltage suppressor (TVS) arrays, designed for power or data line applications that provide protection
More informationPLC497 ULTRA LOW CAPACITANCE STEERING DIODE/TVS ARRAY DESCRIPTION SOT-23 PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS PIN CONFIGURATION
ULTRA LOW CAPACITANCE STEERING DIODE/TVS ARRAY DESCRIPTION The is an ultra low capacitance steering diode/tvs array. Designed for protection against Electrostatic Discharge (ESD), Electrical Fast Transients
More informationCENTRAL UNIT PERFORMANCES CENTRAL UNIT ARCHITECTURE PROCESSING CAPABILITIES SERVER TRANSMISSION CAPABILITIES HARDWARE CAPABILITIES CLIENT
428XL specifications CENTRAL UNIT CENTRAL UNIT ARCHITECTURE Client-server architecture: clients can be located anywhere and access server through the web. Server is connected to line interface LCI-428.
More informationGRF dbm Power-LNA GHz. Features. Applications. Preliminary. Product Description. Functional Block Diagram
+30.5 dbm Power-LNA 0.01 6.0 GHz Package: 3.0 x 3.0 mm QFN-16 Product Description Features Bandwidth: 1.7 2.7 GHz (Single Match) Bandwidth: 3.0 4.0 GHz (Single Match) Bandwidth: 5.1-5.9 GHz (Single Match)
More informationPSLC03 - PSLC24C. 350 watt low capacitance tvs array. applications
350 watt low capacitance tvs array Description The PSLC and PSLCxxC Series of devices are low capacitance TVS arrays available in a SOT-3 package. These devices are designed to protect Ethernet data I/O
More information3.3 V, SILICON GERMANIUM MMIC WIDE BAND AMPLIFIER
DESCRIPTION BIPOLAR ANALOG INTEGRATED CIRCUIT PC3242TB 3.3 V, SILICON GERMANIUM MMIC WIDE BAND AMPLIFIER The PC3242TB is a silicon germanium monolithic integrated circuit designed as IF amplifier for DBS
More informationA Proposal for Developing S2IBISv3
A Proposal for Developing S2IBISv3 Paul Franzon Michael Steer Automated Design Tools for Integrated Mixed Signal Microsystems (NeoCAD) Outline Background DARPA Program NeoCad Program Objectives Program
More informationCharacterizing Touch Panel Sensor ESD Failure with IV-Curve TLP (System Level ESD)
Characterizing Touch Panel Sensor ESD Failure with IV-Curve TLP (System Level ESD) Wei Huang, Jerry Tichenor, David Pommerenke 2014 ESDA Exhibition Booth 606 Web: www.esdemc.com Email: info@esdemc.com
More informationTHE ISM BAND A REVIEW OF THE ESSENTIALS
HISTORY: In 1985 the Federal Communications Commission issued rules permitting intentional radiators to use the Industrial, Scientific and Medical (ISM) Bands ( 902-928, 2400-2483.5, 5725-5850 Mhz) at
More informationIEC (EFT) 40A
Features ESD Protect for high-speed I/O channels Provide ESD protection for each channel to IEC 61000-4- (ESD) ±1kV (air), ±8kV (contact) IEC 61000-4-4 (EFT) 40A (/0ns) IEC 61000-4- (Lightning) 1A (8/0µs)
More informationOptical Interconnects: Trend and Applications
Optical Interconnects: Trend and Applications Yi-Jen Chan EOL, ITRI Wireless & Optical Communications conference 2008 April 23, 2008 OUTLINE Background and Motivation Trends of Optical Interconnects Technology
More informationAn Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation
An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation C. Chastang, A. Amédéo V. Poisson, P. Grison, F. Demuynck C. Gautier, F. Costa Thales Communications &
More informationAddressing the Power-Aware Challenges of Memory Interface Designs
Addressing the Power-Aware Challenges of Memory Interface Designs One of the toughest challenges in designing memory interfaces is accurately measuring timing while also considering fluctuations in power
More informationChapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process
Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process 2.1 Introduction Standard CMOS technologies have been increasingly used in RF IC applications mainly
More informationSTF701. T-Filter with TVS Diode Array For EMI Filtering and ESD Protection. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics
Description The STF701 is a low pass T-filter with integrated TVS diodes. It is designed to provide bi-directional filtering of unwanted EMI/RFI signals and electrostatic discharge (ESD) protection in
More informationScreened vs Unscreened Cabling
Screened vs Unscreened Cabling White paper White Paper Screened vs Unscreened Cabling v1.0 1 Introduction A global standard since the 1980s, screened and shielded twisted-pair copper cabling varieties
More informationGRF2051. Ultra-Low Noise Amplifier; Tuning Range: GHz. Features. Applications. Preliminary. Product Description. Functional Block Diagram Ven
Ultra-Low Noise Amplifier; Tuning Range: 0.7 3.8 GHz Package: 2.0 x 2.0 mm QFN-12 Product Description Features Reference Condition: 1.9 GHz, 5.0 V and 70 ma Gain: 19.2 db Eval Board NF: 0.37 db De-embedded
More information2.5 V/3.3 V, 16-Bit, 2-Port Level Translating, Bus Switch ADG3247
V/3.3 V, 16-Bit, 2-Port Level Translating, Bus Switch FEATURES 225 ps Propagation Delay through the Switch 4.5 Switch Connection between Ports Data Rate 1.244 Gbps V/3.3 V Supply Operation Selectable Level
More informationCharacterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App
Chong Min-Jie Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Page Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Min-Jie Chong HPS Product Manager & Planner Oscilloscope
More informationHSP series portfolio overview. High-speed port ESD protection
HSP series portfolio overview High-speed port ESD protection Is this presentation suited for you? 2 Where do you stand with high-speed port protection? Beginner? I am not familiar with this subject. I
More informationOutdoor 200w Driver SL-L2282B002US
Data Sheet Rev 1.0 2016. 07. 18 1# LED Driver Outdoor 200w Driver SL-L2282B002US Constant Current LED Driver Features & Benefits Output Current Range: TYP 5.6 A ( Fixed current ) Output Voltage Range:
More information2-Fiber Detachable Dual Link DVI module, DDFX-100
2-Fiber Detachable Dual Link DVI module, DDFX-100 DATA SHEET Contents Description Features Applications Technical Specifications Functions Drawing Fiber Connection DVI Pin Description OPTICIS HQ Opticis
More information1-Fiber Detachable DVI module, DVFX-110
1-Fiber Detachable DVI module, DVFX-110 DATA SHEET Contents Description Features Applications Technical Specifications Functions Drawing Fiber Connection DVI Pin Description OPTICIS HQ Opticis Co., Ltd.
More informationOptimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation
Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Yuzhe Chen, Zhaoqing Chen and Jiayuan Fang Department of Electrical
More information2-Channel 2-Layer Inner-Stack Memory-module Design for LPDDR2/3 DRAM
SPI2012 2-Channel 2-Layer Inner-Stack Memory-module Design for LPDDR2/3 DRAM May 14, 2012 Jongjoo Lee jjdragon@ieee.org Joon Ki Paek and Joonhee Lee Solution Development Team Memory Division Samsung Electronics
More informationEM8D-100L EMI FILTER/TVS ARRAY DESCRIPTION DFN-16 PACKAGE FEATURES APPLICATIONS MECHANICAL CHARACTERISTICS CIRCUIT DIAGRAM & PIN CONFIGURATION
EMI FILTER/TVS ARRAY DESCRIPTION The is a DFN-16, 8 line low pass filter array with integrated TVS diodes. The is designed to suppress unwanted EMI/RFI signals and provide ESD protection for high-speed
More informationPCMFxUSB3S series. Common-mode EMI filter for differential channels with integrated ESD protection
Common-mode EMI filter for differential channels with integrated ESD protection Rev. 2 7 March 2016 Product data sheet 1. Product profile 1.1 General description Common-mode ElectroMagnetic Interference
More informationGRF4002. Broadband LNA/Linear Driver GHz. Features. Applications. Preliminary. Product Description
Broadband LNA/Linear Driver 0.1-3.8 GHz Package: 1.5 x 1.5 mm DFN-6 Product Description Features 0.1 GHz to 3.8 GHz (Single Match) NF: 0.75 db @ 2.5 GHz Gain: 15.0 db @ 2.5 GHz OIP3: +37.0 dbm @ 2.5 GHz
More informationHSDPA PCS High Channel -26dB BW. HSDPA PCS High Channel 99% BW
HSDPA PCS High Channel -26dB BW HSDPA PCS High Channel 99% BW Page 51 of 152 LTE Band 2 (1880MHz)(1.4MHz BW) QPSK -26dB BW LTE Band 2 (1880MHz)(1.4MHz BW) QPSK 99% BW Page 52 of 152 LTE Band 2 (1880MHz)(1.4MHz
More informationTechnical Note. Design Considerations when using NOR Flash on PCBs. Introduction and Definitions
Technical Note Design Considerations when using NOR Flash on PCBs Introduction and Definitions TN-13-30: NOR Flash Memory: PCB Design Considerations Introduction and Definitions Table 1: Definitions Term
More informationPSLC03 - PSLC24C. 350 watt low capacitance tvs array. applications
350 watt low capacitance tvs array Description The PSLC and PSLCxxC Series of devices are low capacitance TVS arrays available in a SOT-3 package. These devices are designed to protect Ethernet data I/O
More informationWhat s New in HyperLynx 8.0
What s New in HyperLynx 8.0 Copyright Mentor Graphics Corporation 2009 All Rights Reserved. Mentor Graphics, Board Station XE Flow, ViewDraw, Falcon Framework, IdeaStation, ICX and Tau are registered trademarks
More informationRAFT Tuner Design for Mobile Phones
RAFT Tuner Design for Mobile Phones Paratek Microwave Inc March 2009 1 RAFT General Description...3 1.1 RAFT Theory of Operation...3 1.2 Hardware Interface...5 1.3 Software Requirements...5 2 RAFT Design
More informationSMI OPTICAL INTERCONNECTS
Plastic optical fiber SMI interconnects provide high-speed data signals for end-user applications Molex s SMI Interconnects provide high-speed and effective data connections for industrial, consumer and
More informationMemory Design I. Array-Structured Memory Architecture. Professor Chris H. Kim. Dept. of ECE.
Memory Design I Professor Chris H. Kim University of Minnesota Dept. of ECE chriskim@ece.umn.edu Array-Structured Memory Architecture 2 1 Semiconductor Memory Classification Read-Write Wi Memory Non-Volatile
More informationDRAM with Boosted 3T Gain Cell, PVT-tracking Read Reference Bias
ASub-0 Sub-0.9V Logic-compatible Embedded DRAM with Boosted 3T Gain Cell, Regulated Bit-line Write Scheme and PVT-tracking Read Reference Bias Ki Chul Chun, Pulkit Jain, Jung Hwa Lee*, Chris H. Kim University
More informationVersion:V1.0 Date: AN0007E. Introduction. Reflow soldering when SMT
SDIO SPI Application Note Guide for user design Version:V1.0 Date:2016-5-31 AN0007E Introduction This note lists the matters need attention in each stage of designing and manufacturing while using MXCHIP
More informationGRF dbm Power-LNA GHz. Features. Applications. Preliminary. Product Description. Functional Block Diagram
+30.8 dbm Power-LNA 0.01 3.8 GHz Package: 3.0 x 3.0 mm QFN-16 Product Description Features 1.6 3.0 GHz with single match EVB NF: 0.82 db at 2.5 GHz Gain: 15.5 db at 2.5 GHz OP1dB: +30.8 dbm at Vdd: 10.0
More information1-Fiber Detachable DVI module, DVFX-110
1-Fiber Detachable DVI module, DVFX-110 DATA SHEET Contents Description Features Applications Technical Specifications Functions Drawing Fiber Connection DVI Pin Description OPTICIS HQ Opticis Co., Ltd.
More informationGRF dbm Power-LNA GHz. Features. Applications. Preliminary. Product Description. Functional Block Diagram
+28.5 dbm Power-LNA 0.01 6.0 GHz Package: 3.0 x 3.0 mm QFN-16 Product Description Features 1.7 to 3.8 GHz (Single match) Gain: 17.5 db at 2.5 GHz NF: 0.70 db at 2.5 GHz OP1dB: +28.5 dbm at Vdd: 8.0 volts
More informationAutomotive Electronics Council Component Technical Committee
ATTACHMENT 11 CHARGED DEVICE MODEL (CDM) ELECTROSTATIC DISCHARGE TEST Acknowledgment Any document involving a complex technology brings together experience and skills from many sources. The Automotive
More information