LPDDR4: Evolution for new Mobile World

Size: px
Start display at page:

Download "LPDDR4: Evolution for new Mobile World"

Transcription

1 LPDDR4: Evolution for new Mobile World JungYong(JY) Choi Senior Manager Samsung Semiconductor Inc. 1 / 22

2 Legal Disclaimer This presentation is intended to provide information concerning memory industry trends. We do our best to make sure that information presented is accurate and fully up-to-date. However, the presentation may be subject to technical inaccuracies, information that is not up-to-date or typographical errors. As a consequence, Samsung does not in any way guarantee the accuracy or completeness of information provided on this presentation. Samsung reserves the right to make improvements, corrections and/or changes to this presentation at any time. The information in this presentation or accompanying oral statements may include forward-looking statements. These forward-looking statements include all matters that are not historical facts, statements regarding the Samsung Electronics' intentions, beliefs or current expectations concerning, among other things, market prospects, growth, strategies, and the industry in which Samsung operates. By their nature, forward-looking statements involve risks and uncertainties, because they relate to events and depend on circumstances that may or may not occur in the future. Samsung cautions you that forward looking statements are not guarantees of future performance and that the actual developments of Samsung, the market, or industry in which Samsung operates may differ materially from those made or suggested by the forward-looking statements contained in this presentation or in the accompanying oral statements. In addition, even if the information contained herein or the oral statements are shown to be accurate, those developments may not be indicative developments in future periods. 2 / 22

3 Contents 1. Mobile Industry trends 2. LPDDR4 features and benefits 3. LPDDR4 positioning 4. LPDDR4 schedule 3 / 22

4 Post-PC Market Dynamics W/W Smartphone + Tablet Installed Base > PC in Q % of is Now Opened on a Mobile Device Source: KPCG Internet Trends 4 / 22

5 Where Will Users Spend their Time? Average Traffic Per Mobile Device Type 8X 4X 7X 2X Smartphones and Tablets will Soon Drive Similar Data Levels as PCs Source: Cisco VNI 5 / 22

6 What is Driving High Bandwidth - 1 Larger Screen size Smartphone Tablet Notebook / 22

7 What is Driving High Bandwidth - 2 High Resolution 9X 1X 2.3X 3.4X 4.5X 5.7X 1280/ / / / x x2160 HD FHD QXGA WQXGA QSXGA UHD 7 / 22

8 What is Driving High Bandwidth - 3 Advanced Camera functionality Burst Shot Feature HDR Augmented Reality Panoramic Shot 8 / 22

9 B/W Requirement is Driven by Graphics LPDDR4E 32.0GB/s LPDDR4 25.6GB/s 19.2GB/s UD (Ultra Definition) LPDDR3E 12.8GB/s LPDDR3 LPDDR2 6.4GB/s WQXGA Tablet application Source: Samsung 9 / 22

10 What is LPDDR4? Low Power DDR4 Evolutionary solution - Higher Pin Bandwidth - vs. Wide IO2: Revolutionary solution - Much wider Pin Width 10 / 22

11 LPDDR4 Key Features Evolutionary DRAM technology enables 3.2Gbps and faster Speed Items LPDDR3 LPDDR4 Comments CLK MHz (~1066MHz w/ LP3E) 11 / MHz 2X, Pursues higher speed CMD/ADDR DDR SDR - DQ DDR DDR Band Width 12.8GB/s+ (2ch) 25.6GB/s+ (2ch) 2X Voltage VDD2/VDDQ/VDD1 1.2/1.2/ /1.1/1.8 Total Pd 10% Architecture Interface [# o Ch & DQs]/ Die x32 2x16 IDD4 20% # of Bank/channel Page Size 4K 2K IDD0 10% BL B/ch I/O interface HSUL LVSTL 40% I/O power No term reduction DQ ODT VSSQ Term (VDDQterm option) (vs. POD) CA ODT No term VSS term Optional Vref External Internal

12 Innovative Low Power Interface - LVSTL LVSTL (Low Voltage Swing Terminated Logic) High frequency operation with less IO power consumption No DC power consumption when driving low Lower Cio, small Xtalk and SSN, because of small swing Stronger reference plane Easy voltage scaling LPDDR4 LVSTL I/O Power by Interfaces VDDQ VOH (mw/gbps/pin) % 40% CTT POD_VDDQ LVSTL_VSSQ DDR3 DDR4 LPDDR4 12 / 22

13 LPDDR4 3.2Gbps and Beyond LPDDR4 LVSTL enables stable 3.2Gbps with 70% UI Initial SI study result shows prominent 4.3Gbps with 60% 350mV swing Further enhancement by reducing trace length, optimizing channel - SOC/PKG/DRAM and lower Cio 3.2Gbps Data Eye Diagram (ODT=60ohm) 4.3Gbps Data Eye Diagram (ODT=60ohm) Over 70% 218 Over 60% 140 Source : Samsung 13 / 22

14 Close Collaboration for Timing Closure Less than half of UI & Less than 1/3 of Amplitude Accurate simulation Board level verification Set level optimization Verification/test/FA tools required LPDDR3-1600Mbps LPDDR3-1866Mbps LPDDR4-3200Mbps [Real scale] 14 / 22

15 Training schemes I/O signal timings are optimized through training schemes that compensate system variations Scheme CA Training DQ Read Training ZQ Calibration Write Leveling Write Training (Write/Read DQ FIFO) VREF Training Purpose Align CA bus inputs to the CLK center Train the DQ outputs Calibrate the Output Driver Strength Align DQS inputs to the CLK Align Data inputs to the DQS Train the VREF level 15 / 22

16 Power-efficiency Enhanced Architecture Core Power reduction by adopting advanced architectures with low power attributes Low Power 32-bit Architecture Access Granularity & Page-size/Ch BL8 x32 32Byte LPDDR3 : Activated Page 4KB(1Kx32) BL16 x16 32Byte x16 LPDDR4 : Activated Page 2KB(1Kx16) ~20% IDD4 reduction ~10% IDD0 reduction 16 / 22

17 Power Efficiency by DRAM Technology More than 40% power efficiency improvement by adopting new architecture, new circuitry and low VDD mw/gb DDR4-40% ODT I/O Core Source : Samsung LP3_1600 LP3_1866 LP3_2133 LP3_4Ch LP4 WIO2 12.8GB/s 14.6GB/s 17GB/s 25.6GB/s 17 / 22

18 Power Saving with Advanced Technology LPDDR4 consumes less power than LPDDR3 for performing some tasks Current Active LPDDR3 Standby Time 18 / 22

19 Power Saving with Advanced Technology LPDDR4 consumes less power than LPDDR3 for performing some tasks Current Active LPDDR3 LPDDR4 Standby Time << 19 / 22

20 LPDDR4 positioning Possibility to expand market acceptance with its high Bandwidth and low Power characteristics Computing Power Applications HPC Solutions DDRx userver DDRx DT/NB DDRx/LP3 Form-factor Power Tablet Power Performance Smartphone /Feature Phone LPDDRx 20 / 22 LPDDRx Time

21 LPDDR4 positioning Possibility to expand market acceptance with its high Bandwidth and low Power characteristics Computing Power Applications HPC Solutions DDRx DDRx Bandwidth TCO userver DDRx DT/NB DDRx/LP3 Form-factor Power DDRx/LP4(?) Tablet Power Performance Smartphone /Feature Phone LPDDRx 21 / 22 LPDDRx LPDDRx Time

22 New Technology is just Around the Corner Expect LPDDR4 production in Industry (Est.) Definition Evaluation Production 22 / 22

23

High-Speed DDR4 Memory Designs and Power Integrity Analysis

High-Speed DDR4 Memory Designs and Power Integrity Analysis High-Speed DDR4 Memory Designs and Power Integrity Analysis Cuong Nguyen Field Application Engineer cuong@edadirect.com www.edadirect.com 2014 1 PCB Complexity is Accelerating Use of Advanced Technologies

More information

Ushering in the 3D Memory Era with V- NAND

Ushering in the 3D Memory Era with V- NAND Ushering in the 3D Memory Era with V- NAND Aug. 2013 Jim Elliott (Vice President, Memory Marketing) E.S. Jung (EVP/GM, Semiconductor R&D Center) Flash Memory Summit 2013 Santa Clara, CA 1 Legal Disclaimer

More information

The 3D-Memory Evolution

The 3D-Memory Evolution The 3D-Memory Evolution ISC 2015 /, Director Marcom + SBD EMEA Legal Disclaimer This presentation is intended to provide information concerning computer and memory industries. We do our best to make sure

More information

Five Emerging DRAM Interfaces You Should Know for Your Next Design

Five Emerging DRAM Interfaces You Should Know for Your Next Design Five Emerging DRAM Interfaces You Should Know for Your Next Design By Gopal Raghavan, Cadence Design Systems Producing DRAM chips in commodity volumes and prices to meet the demands of the mobile market

More information

Standards for improving SSD performance and endurance

Standards for improving SSD performance and endurance Standards for improving SSD performance and endurance Bill Martin Samsung Semiconductor, Inc. Flash Memory Summit 2016 1 Legal Disclaimer This presentation is intended to provide information concerning

More information

Samsung Memory DDR4 SDRAM

Samsung Memory DDR4 SDRAM Samsung Memory SDRAM The new generation of high-performance, power-efficient memory that delivers great reliability for enterprise applications 205 Samsung Electronics Co. Brochure An optimized memory

More information

Designing High-Speed Memory Subsystem DDR. using. Cuong Nguyen. Field Application Engineer

Designing High-Speed Memory Subsystem DDR. using. Cuong Nguyen. Field Application Engineer Designing High-Speed Memory Subsystem using DDR Cuong Nguyen Field Application Engineer cuong@edadirect.com www.edadirect.com 2014 1 Your Design for Excellence Partner Since 1997 EDA Direct has helped

More information

Low Power & High Bandwidth Memory Trend

Low Power & High Bandwidth Memory Trend Low Power & High Bandwidth Memory Trend JEDEC Mobile & IOT Forum Copyright 2016 [ SK hynix / Sungmin(Sam) Park] Where Do We Stand? SK hynix Developed the World s First Next Generation Mobile Memory: LPDDR4

More information

DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim

DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim Rod Strange Business Development Manager Teraspeed Consulting A Division of Samtec April 2016 Outline Objective/Goal DDR4 vs. DDR3 from the SI/PI

More information

Mobile DRAM Standard Formulation

Mobile DRAM Standard Formulation Mobile DRAM Standard Formulation Chun-Lung Hsu, Jenn-Shyang Chiou and Wen-Hsin Peng Abstract Mobile DRAM is widely employed in portable electronic devices due to its feature of low-power consumption. Recently,

More information

Low Power DRAM Evolution

Low Power DRAM Evolution Low Power DRAM Evolution Osamu Nagashima Executive Professional Micron Memory Japan JEDEC Mobile & IOT Forum Copyright 2016 Micron Technology, Inc How We Got Here Low Power DRAM evolved from a lowervoltage,

More information

2-Channel 2-Layer Inner-Stack Memory-module Design for LPDDR2/3 DRAM

2-Channel 2-Layer Inner-Stack Memory-module Design for LPDDR2/3 DRAM SPI2012 2-Channel 2-Layer Inner-Stack Memory-module Design for LPDDR2/3 DRAM May 14, 2012 Jongjoo Lee jjdragon@ieee.org Joon Ki Paek and Joonhee Lee Solution Development Team Memory Division Samsung Electronics

More information

Developing Extremely Low-Latency NVMe SSDs

Developing Extremely Low-Latency NVMe SSDs Developing Extremely Low-Latency NVMe SSDs Young Paik Director of Product Planning Samsung Electronics Santa Clara, CA 1 Disclaimer This presentation and/or accompanying oral statements by Samsung representatives

More information

SDRAM DDR3 512MX8 ½ Density Device Technical Note

SDRAM DDR3 512MX8 ½ Density Device Technical Note SDRAM DDR3 512MX8 ½ Density Device Technical Note Introduction This technical note provides an overview of how the PRN256M8V90BG8RGF-125 DDR3 SDRAM device operates and is configured as a 2Gb device. Addressing

More information

SDRAM DDR3 256MX8 ½ Density Device Technical Note

SDRAM DDR3 256MX8 ½ Density Device Technical Note SDRAM DDR3 256MX8 ½ Density Device Technical Note Introduction This technical note provides an overview of how the SGG128M8V79DG8GQF-15E DDR3 SDRAM device is configured and tested as a 1Gb device. This

More information

SDRAM DDR3 512MX8 ½ Density Device Technical Note

SDRAM DDR3 512MX8 ½ Density Device Technical Note SDRAM DDR3 512MX8 ½ Density Device Technical Note Introduction This technical note provides an overview of how the XAA512M8V90BG8RGF-SSWO and SSW1 DDR3 SDRAM device is configured and tested as a 2Gb device.

More information

Making Sense of Artificial Intelligence: A Practical Guide

Making Sense of Artificial Intelligence: A Practical Guide Making Sense of Artificial Intelligence: A Practical Guide JEDEC Mobile & IOT Forum Copyright 2018 Young Paik, Samsung Senior Director Product Planning Disclaimer This presentation and/or accompanying

More information

Memory Requirement for Server Application

Memory Requirement for Server Application Server Memory Trends (Past and Future) Server Memory Forum 2011 Memory Requirement for Server Application High End -DB server HPC/ MC In-Memory System TeraByte System Large Capacity Mid End - Application

More information

Technical Note. ONFI 4.0 Design Guide. Introduction. TN-29-83: ONFI 4.0 Design Guide. Introduction

Technical Note. ONFI 4.0 Design Guide. Introduction. TN-29-83: ONFI 4.0 Design Guide. Introduction Introduction Technical Note ONFI 4.0 Design Guide Introduction The ONFI 4.0 specification enables high data rates of 667 MT/s and 800 MT/s. These high data rates, along with lower input/output capacitance,

More information

Samsung System LSI Business

Samsung System LSI Business Samsung System LSI Business NS (Stephen) Woo, Ph.D. President & GM of System LSI Samsung Electronics 0/32 Disclaimer The materials in this report include forward-looking statements which can generally

More information

AutoStream: Automatic Stream Management for Multi-stream SSDs in Big Data Era

AutoStream: Automatic Stream Management for Multi-stream SSDs in Big Data Era AutoStream: Automatic Stream Management for Multi-stream SSDs in Big Data Era Changho Choi, PhD Principal Engineer Memory Solutions Lab (San Jose, CA) Samsung Semiconductor, Inc. 1 Disclaimer This presentation

More information

Breakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s

Breakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s Breakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s January 2015 Jennie Grosslight Product Manager Agenda Overview Benefits and challenges for DDR4 and LPDDR4 >2400Mb/s Breakthrough Insight

More information

Next Generation Small Form Factor (NGSFF) SSD Proposal

Next Generation Small Form Factor (NGSFF) SSD Proposal Next Generation Small Form Factor (NGSFF) SSD Proposal David Wang, PhD Samsung Semiconductor Inc. Santa Clara, CA 1 Disclaimer This presentation and/or accompanying oral statements by Samsung representatives

More information

Memory Device Evolution

Memory Device Evolution Memory Device Evolution Cassino May 2008 Maurizio Di Zenzo Applications Lab Mgr Agenda Random access memories A quick comparison of technologies Details of external memory technologies Solutions for low

More information

RML1531MH48D8F-667A. Ver1.0/Oct,05 1/8

RML1531MH48D8F-667A. Ver1.0/Oct,05 1/8 DESCRIPTION The Ramaxel RML1531MH48D8F memory module family are low profile Unbuffered DIMM modules with 30.48mm height based DDR2 technology. DIMMs are available as ECC (x72) modules. The module family

More information

SSDs & Memory Why it matters what you choose?

SSDs & Memory Why it matters what you choose? SSDs & Memory Why it matters what you choose? Steve Weinger, Director of Marketing SSDs @ Samsung Sylvie Kadivar, Sr. Director of Strategic Marketing @ Samsung Robert Hormuth, Sr. Distinguished Engineer

More information

High Speed DRAM Interface

High Speed DRAM Interface High Speed DRAM Interface Changsik Yoo DRAM Design 3 Samsung Electronics Memory Channel DRAM Interface Trend 94 95 96 97 98 99 00 01 02 DRAM Freq. & Perf. System HW & OS 25MHz ( 200MB/S) 386/486 Win 3.1

More information

TECHNOLOGY BRIEF. Double Data Rate SDRAM: Fast Performance at an Economical Price EXECUTIVE SUMMARY C ONTENTS

TECHNOLOGY BRIEF. Double Data Rate SDRAM: Fast Performance at an Economical Price EXECUTIVE SUMMARY C ONTENTS TECHNOLOGY BRIEF June 2002 Compaq Computer Corporation Prepared by ISS Technology Communications C ONTENTS Executive Summary 1 Notice 2 Introduction 3 SDRAM Operation 3 How CAS Latency Affects System Performance

More information

4GB Unbuffered VLP DDR3 SDRAM DIMM with SPD

4GB Unbuffered VLP DDR3 SDRAM DIMM with SPD 4GB Unbuffered VLP DDR3 SDRAM DIMM with SPD Ordering Information Part Number Bandwidth Speed Grade Max Frequency CAS Latency Density Organization Component Composition 78.B1GE3.AFF0C 12.8GB/sec 1600Mbps

More information

Features. DDR2 UDIMM w/o ECC Product Specification. Rev. 1.1 Aug. 2011

Features. DDR2 UDIMM w/o ECC Product Specification. Rev. 1.1 Aug. 2011 Features 240pin, unbuffered dual in-line memory module (UDIMM) Fast data transfer rates: PC2-4200, PC3-5300, PC3-6400 Single or Dual rank 512MB (64Meg x 64), 1GB(128 Meg x 64), 2GB (256 Meg x 64) JEDEC

More information

Understanding DDR4 and Today s DRAM Frontier. Oct 15 th 2014

Understanding DDR4 and Today s DRAM Frontier. Oct 15 th 2014 Understanding DDR4 and Today s DRAM Frontier Oct 15 th 2014 Contents 1. Industry Trend 2. Introduction of DDR4 3. New Technology Node 4. 3D Stacking Technology 5. What s coming Next 2/32 DRAM Market &

More information

Organization Row Address Column Address Bank Address Auto Precharge 128Mx8 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10

Organization Row Address Column Address Bank Address Auto Precharge 128Mx8 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10 GENERAL DESCRIPTION The Gigaram is ECC Registered Dual-Die DIMM with 1.25inch (30.00mm) height based on DDR2 technology. DIMMs are available as ECC modules in 256Mx72 (2GByte) organization and density,

More information

2GB DDR3 SDRAM SODIMM with SPD

2GB DDR3 SDRAM SODIMM with SPD 2GB DDR3 SDRAM SODIMM with SPD Ordering Information Part Number Bandwidth Speed Grade Max Frequency CAS Latency Density Organization Component Composition Number of Rank 78.A2GC6.AF1 10.6GB/sec 1333Mbps

More information

Future Matters US Disclosure

Future Matters US Disclosure Disclaimer This presentation has been prepared by Samsung Electronics Co., Ltd. (the "Company"). It does not purport to contain all the information that a prospective investor may require in connection

More information

Key Value Storage Standardization Progress Bill Martin Samsung

Key Value Storage Standardization Progress Bill Martin Samsung Key Value Storage Standardization Progress Bill Martin Samsung 2018 Storage Developer Conference. Samsung. All Rights Reserved. 1 Disclaimer This presentation and/or accompanying oral statements by Samsung

More information

Speedster22i DDR3 Controller User Guide UG031 Nov 18, 2014

Speedster22i DDR3 Controller User Guide UG031 Nov 18, 2014 Speedster22i DDR3 Controller User Guide UG031 Nov 18, 2014 UG031, Nov 18, 2014 1 Copyright Info Copyright 2014 Achronix Semiconductor Corporation. All rights reserved. Achronix is a trademark and Speedster

More information

Real Time Embedded Systems

Real Time Embedded Systems Real Time Embedded Systems " Memories " rene.beuchat@epfl.ch LAP/ISIM/IC/EPFL Chargé de cours LSN/hepia Prof. HES 1998-2008 2 General classification of electronic memories Non-volatile Memories ROM PROM

More information

Organization Row Address Column Address Bank Address Auto Precharge 256Mx4 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10

Organization Row Address Column Address Bank Address Auto Precharge 256Mx4 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10 GENERAL DESCRIPTION The Gigaram GR2DR4BD-E4GBXXXVLP is a 512M bit x 72 DDDR2 SDRAM high density ECC REGISTERED DIMM. The GR2DR4BD-E4GBXXXVLP consists of eighteen CMOS 512M x 4 STACKED DDR2 SDRAMs for 4GB

More information

SC64G1A08. DDR3-1600F(CL7) 240-Pin XMP(ver 2.0) U-DIMM 1GB (128M x 64-bits)

SC64G1A08. DDR3-1600F(CL7) 240-Pin XMP(ver 2.0) U-DIMM 1GB (128M x 64-bits) SC64G1A08 DDR3-1600F(CL7) 240-Pin XMP(ver 2.0) U-DIMM 1GB (128M x 64-bits) General Description The ADATA s SC64G1A08 is a 128Mx64 bits 1GB(1024MB) DDR3-1600(CL7) SDRAM XMP (ver 2.0) memory module, The

More information

Key Features 240-pin, dual in-line memory module (DIMM) ECC 1-bit error detection and correction. Registered inputs with one-clock delay.

Key Features 240-pin, dual in-line memory module (DIMM) ECC 1-bit error detection and correction. Registered inputs with one-clock delay. C M 7 2 D D 1 0 2 4 R- X X X Key Features 240-pin, dual in-line memory module (DIMM) Ultra high density using 512 MBit SDRAM devices ECC 1-bit error detection and correction Registered inputs with one-clock

More information

Memory Solutions. Industry Trends and Solution Overview

Memory Solutions. Industry Trends and Solution Overview Memory Solutions Industry Trends and Solution Overview Outline Industry Trends & Market Status Existing SDRAM Technologies DDR3, DDR3L, DDR3U DDR3 Signaling LPDDR2/LPDDR3 LPDDR3 Signaling DDR4 DDR4 Signaling

More information

Optical SerDes Test Interface for High-Speed and Parallel Testing

Optical SerDes Test Interface for High-Speed and Parallel Testing June 7-10, 2009 San Diego, CA SerDes Test Interface for High-Speed and Parallel Testing Sanghoon Lee, Ph. D Sejang Oh, Kyeongseon Shin, Wuisoo Lee Memory Division, SAMSUNG ELECTRONICS Why Interface? High

More information

IMME256M64D2DUD8AG (Die Revision E) 2GByte (256M x 64 Bit)

IMME256M64D2DUD8AG (Die Revision E) 2GByte (256M x 64 Bit) Product Specification Rev. 1.0 2015 IMME256M64D2DUD8AG (Die Revision E) 2GByte (256M x 64 Bit) 2GB DDR2 Unbuffered DIMM By ECC DRAM RoHS Compliant Product Product Specification 1.0 1 IMME256M64D2DUD8AG

More information

Thermal Management Challenges in Mobile Integrated Systems

Thermal Management Challenges in Mobile Integrated Systems Thermal Management Challenges in Mobile Integrated Systems Ilyas Mohammed March 18, 2013 SEMI-THERM Executive Briefing Thermal Management Market Visions & Strategies, San Jose CA Contents Mobile computing

More information

ADQVD1B16. DDR2-800+(CL4) 240-Pin EPP U-DIMM 2GB (256M x 64-bits)

ADQVD1B16. DDR2-800+(CL4) 240-Pin EPP U-DIMM 2GB (256M x 64-bits) General Description ADQVD1B16 DDR2-800+(CL4) 240-Pin EPP U-DIMM 2GB (256M x 64-bits) The ADATA s ADQVD1B16 is a 256Mx64 bits 2GB(2048MB) DDR2-800(CL4) SDRAM EPP memory module, The SPD is programmed to

More information

AM43xx EMIF Tools. Application Report. Trademarks. Siva Kothamasu

AM43xx EMIF Tools. Application Report. Trademarks. Siva Kothamasu Application Report Siva Kothamasu ABSTRACT At the center of every application is the need for memory. With limited on-chip processor memory, external memory serves as a solution for large software systems

More information

I/O Determinism and Its Impact on Data Centers and Hyperscale Applications

I/O Determinism and Its Impact on Data Centers and Hyperscale Applications I/O Determinism and Its Impact on Data Centers and Hyperscale Applications Bill Martin (Samsung) 1 This presentation and/or accompanying oral statements by Samsung representatives collectively, the Presentation

More information

Features. DDR3 Registered DIMM Spec Sheet

Features. DDR3 Registered DIMM Spec Sheet Features DDR3 functionality and operations supported as defined in the component data sheet 240-pin, Registered Dual In-line Memory Module (RDIMM) Fast data transfer rates: PC3-8500, PC3-10600, PC3-12800

More information

IMME256M64D2SOD8AG (Die Revision E) 2GByte (256M x 64 Bit)

IMME256M64D2SOD8AG (Die Revision E) 2GByte (256M x 64 Bit) Product Specification Rev. 1.0 2015 IMME256M64D2SOD8AG (Die Revision E) 2GByte (256M x 64 Bit) 2GB DDR2 Unbuffered SO-DIMM By ECC DRAM RoHS Compliant Product Product Specification 1.0 1 IMME256M64D2SOD8AG

More information

KVR667D2D8F5/1G 1GB 128M x 72-Bit PC CL5 ECC 240-Pin FBDIMM

KVR667D2D8F5/1G 1GB 128M x 72-Bit PC CL5 ECC 240-Pin FBDIMM Memory Module Specifications KVR667D2D8F5/1G 1GB 128M x 72-Bit PC2-5300 CL5 ECC 240- FBDIMM Description: This document describes ValueRAM's 1GB (128M x 72-bit) PC2-5300 CL5 (Synchronous DRAM) "fully buffered"

More information

Green Memory Solution. Jung-Bae Lee

Green Memory Solution. Jung-Bae Lee Green Memory Solution Jung-Bae Lee Contents Introduction Data Explosion and Data Center Expansion Data Center Issues: Power & Performance Samsung Green Memory Solution History of Green Memory Memory &

More information

IMM128M64D1DVD8AG (Die Revision F) 1GByte (128M x 64 Bit)

IMM128M64D1DVD8AG (Die Revision F) 1GByte (128M x 64 Bit) Product Specification Rev. 1.0 2015 IMM128M64D1DVD8AG (Die Revision F) 1GByte (128M x 64 Bit) 1GB DDR VLP Unbuffered DIMM RoHS Compliant Product Product Specification 1.0 1 IMM128M64D1DVD8AG Version: Rev.

More information

IMM128M72D1SOD8AG (Die Revision F) 1GByte (128M x 72 Bit)

IMM128M72D1SOD8AG (Die Revision F) 1GByte (128M x 72 Bit) Product Specification Rev. 1.0 2015 IMM128M72D1SOD8AG (Die Revision F) 1GByte (128M x 72 Bit) 1GB DDR Unbuffered SO-DIMM RoHS Compliant Product Product Specification 1.0 1 IMM128M72D1SOD8AG Version: Rev.

More information

Total IP Solution for Mobile Storage UFS & NAND Controllers

Total IP Solution for Mobile Storage UFS & NAND Controllers Total IP Solution for Mobile Storage UFS & NAND Controllers Yuping Chung Arasan Chip Systems San Jose, CA Mobile Forum Taiwan & Korea 2012 Fast Growing NAND Storage Markets GB(M) 15 10 5 Mobile SSD Tablet

More information

Enabling World s first over 4.4Gbps/pin. Bandwidth Improvement Techniques

Enabling World s first over 4.4Gbps/pin. Bandwidth Improvement Techniques TITLE Enabling Wrld s first ver 4.4Gbps/pin Tpic: Nam elementum cmmd mattis. Pellentesque at sub-1v LPDDR4 Interface using malesuada blandit euismd. Bandwidth Imprvement Techniques Tpic: Nam elementum

More information

90000 DSO/DSA Series Oscilloscopes

90000 DSO/DSA Series Oscilloscopes DDR4 Keysight Compliance Infiniium Test Bench 90000 DSO/DSA Series Oscilloscopes ADS DDR4 DesignGuide and Compliance Test Bench 1 Contents Installing the DDR4 Compliance Test Bench... 2 Prerequisites...

More information

3D Graphics in Future Mobile Devices. Steve Steele, ARM

3D Graphics in Future Mobile Devices. Steve Steele, ARM 3D Graphics in Future Mobile Devices Steve Steele, ARM Market Trends Mobile Computing Market Growth Volume in millions Mobile Computing Market Trends 1600 Smart Mobile Device Shipments (Smartphones and

More information

512Mb NAND FLASH + 256Mb LPDDR SDRAM MCP Product

512Mb NAND FLASH + 256Mb LPDDR SDRAM MCP Product Multi-Chip Package MEMORY 512M bit(1.8v,32m x 16) 256M bit(1.8v,16m x 16) SLC NAND Flash LPDDR(Mobile DDR) SDRAM Revision No. History Draft Date Remark 00 Initial Draft Nov. 2012 1 Multi-Chip Package MEMORY

More information

Interfacing RLDRAM II with Stratix II, Stratix,& Stratix GX Devices

Interfacing RLDRAM II with Stratix II, Stratix,& Stratix GX Devices Interfacing RLDRAM II with Stratix II, Stratix,& Stratix GX Devices November 2005, ver. 3.1 Application Note 325 Introduction Reduced latency DRAM II (RLDRAM II) is a DRAM-based point-to-point memory device

More information

Memory. Changhyun Kim Semiconductor Business Samsung Electronics Co., Ltd.

Memory. Changhyun Kim Semiconductor Business Samsung Electronics Co., Ltd. Memory in the Multimedia Era Changhyun Kim Semiconductor Business Samsung Electronics Co., Ltd. chang.kim@samsung.com Contents I. Introduction 1. Semiconductor Industry Trend 2. State-of-the-Art Memory

More information

Memory Module Specifications KVR667D2Q8F5K2/8G. 8GB (4GB 512M x 72-Bit x 2 pcs.) PC CL5 ECC 240-Pin FBDIMM Kit DESCRIPTION SPECIFICATIONS

Memory Module Specifications KVR667D2Q8F5K2/8G. 8GB (4GB 512M x 72-Bit x 2 pcs.) PC CL5 ECC 240-Pin FBDIMM Kit DESCRIPTION SPECIFICATIONS Memory Module Specifications KVR667DQ8F5K/8G 8GB (4GB 5M x 7-Bit x pcs.) PC-5300 CL5 ECC 40- FBDIMM Kit DESCRIPTION s KVR667DQ8F5K/8G is a kit of two 4GB (5M x 7-bit) PC-5300 CL5 SDRAM (Synchronous DRAM)

More information

DDR4: Designing for Power and Performance

DDR4: Designing for Power and Performance DDR4: Designing for Power and Performance Agenda Comparison between DDR3 and DDR4 Designing for power DDR4 power savings Designing for performance Creating a data valid window Good layout practices for

More information

DDR SDRAM UDIMM. Draft 9/ 9/ MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site:

DDR SDRAM UDIMM. Draft 9/ 9/ MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site: DDR SDRAM UDIMM MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB (x72, ECC, DR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin,

More information

ECE 485/585 Microprocessor System Design

ECE 485/585 Microprocessor System Design Microprocessor System Design Lecture 6: DDR, DDR2 and DDR-3 SDRAM Memory Modules Zeshan Chishti Electrical and Computer Engineering Dept. Maseeh College of Engineering and Computer Science Source: Lecture

More information

IoT, Wearable, Networking and Automotive Markets Driving External Memory Innovation Jim Cooke, Sr. Ecosystem Enabling Manager, Embedded Business Unit

IoT, Wearable, Networking and Automotive Markets Driving External Memory Innovation Jim Cooke, Sr. Ecosystem Enabling Manager, Embedded Business Unit IoT, Wearable, Networking and Automotive Markets Driving External Memory Innovation Jim Cooke, Sr. Ecosystem Enabling Manager, Embedded Business Unit JCooke@Micron.com 2016Micron Technology, Inc. All rights

More information

2GB Unbuffered DDR3 SDRAM DIMM

2GB Unbuffered DDR3 SDRAM DIMM INDÚSTRIA ELETRÔNICA S/A 2GB Unbuffered DDR3 SDRAM DIMM HB3DU002GFM8DMB33 (256M words x 64bits, 1 Rank) Documento No. HB3DU002GFM8DMB33-1-E-10022. Publicação: Setembro de 2010 EK DATA SHEET 2GB Unbuffered

More information

W2630 Series DDR2 BGA Probes for Logic Analyzers and Oscilloscopes

W2630 Series DDR2 BGA Probes for Logic Analyzers and Oscilloscopes W2630 Series DDR2 BGA Probes for Logic Analyzers and Oscilloscopes Sheet The W2630 Series DDR2 BGA probes enable probing of embedded memory DIMMs directly at the ball grid array with Agilent logic analyzers

More information

Developed Hybrid Memory System for New SoC. -Why choose Wide I/O?

Developed Hybrid Memory System for New SoC. -Why choose Wide I/O? Developed Hybrid Memory System for New SoC. -Why choose Wide I/O? Takashi Yamada Chief Architect, System LSI Business Division Mobile Forum 2014 Copyright 2014 - Panasonic Agenda 4K (UHD) market and changes

More information

High Performance DDR4 interfaces with FPGA Flexibility. Adrian Cosoroaba and Terry Magee Xilinx, Inc.

High Performance DDR4 interfaces with FPGA Flexibility. Adrian Cosoroaba and Terry Magee Xilinx, Inc. High Performance DDR4 interfaces with FPGA Flexibility Adrian Cosoroaba and Terry Magee Xilinx, Inc AGENDA System Requirements for FPGA based systems Higher Bandwidth, Increased Flexibility, Lower Power

More information

Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach

Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach 1 ANSYS, Inc. Proprietary 2012 ANSYS, Inc. November 14, 2012 1-1 Agenda DDR Design Challenges How does simulation solve these

More information

204Pin DDR3L 1.35V 1600 SO-DIMM 8GB Based on 512Mx8 AQD-SD3L8GN16-MGI. Advantech. AQD-SD3L8GN16-MGI Datasheet. Rev

204Pin DDR3L 1.35V 1600 SO-DIMM 8GB Based on 512Mx8 AQD-SD3L8GN16-MGI. Advantech. AQD-SD3L8GN16-MGI Datasheet. Rev Advantech Datasheet Rev. 0.0 2017-01-05 1 Description is a DDR3L 1600Mbps SO-DIMM high-speed, memory module that use 16pcs of 1024Mx 64 bits DDR3L SDRAM in FBGA package and a 2K bits serial EEPROM on a

More information

1. The values of t RCD and t RP for -335 modules show 18ns to align with industry specifications; actual DDR SDRAM device specifications are 15ns.

1. The values of t RCD and t RP for -335 modules show 18ns to align with industry specifications; actual DDR SDRAM device specifications are 15ns. UDIMM MT4VDDT1664A 128MB MT4VDDT3264A 256MB For component data sheets, refer to Micron s Web site: www.micron.com 128MB, 256MB (x64, SR) 184-Pin UDIMM Features Features 184-pin, unbuffered dual in-line

More information

IMM64M64D1SOD16AG (Die Revision D) 512MByte (64M x 64 Bit)

IMM64M64D1SOD16AG (Die Revision D) 512MByte (64M x 64 Bit) Product Specification Rev. 2.0 2015 IMM64M64D1SOD16AG (Die Revision D) 512MByte (64M x 64 Bit) 512MB DDR Unbuffered SO-DIMM RoHS Compliant Product Product Specification 2.0 1 IMM64M64D1SOD16AG Version:

More information

HyperLynx DDRx Interface Analysis. Student Workbook

HyperLynx DDRx Interface Analysis. Student Workbook HyperLynx DDRx Interface Analysis Student Workbook 2017 Mentor Graphics Corporation All rights reserved. This document contains information that is trade secret and proprietary to Mentor Graphics Corporation

More information

External Memory Interfaces Intel Arria 10 FPGA IP User Guide

External Memory Interfaces Intel Arria 10 FPGA IP User Guide External Memory Interfaces Intel Arria 10 FPGA IP User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. External

More information

DDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site:

DDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site: DDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site: www.micron.com 2GB, 4GB (x64, DR): 240-Pin DDR2 SDRAM UDIMM Features Features 240-pin, unbuffered

More information

DDR2 SDRAM UDIMM MT8HTF12864AZ 1GB

DDR2 SDRAM UDIMM MT8HTF12864AZ 1GB Features DDR2 SDRAM UDIMM MT8HTF12864AZ 1GB For component data sheets, refer to Micron's Web site: www.micron.com Figure 1: 240-Pin UDIMM (MO-237 R/C D) Features 240-pin, unbuffered dual in-line memory

More information

LE4ASS21PEH 16GB Unbuffered 2048Mx64 DDR4 SO-DIMM 1.2V Up to PC CL

LE4ASS21PEH 16GB Unbuffered 2048Mx64 DDR4 SO-DIMM 1.2V Up to PC CL LE4ASS21PEH 16GB Unbuffered 2048Mx64 DDR4 SO-DIMM 1.2V Up to PC4-2133 CL 15-15-15 General Description This Legacy device is a JEDEC standard unbuffered SO-DIMM module, based on CMOS DDR4 SDRAM technology,

More information

2GB DDR3 SDRAM UDIMM. RoHS Compliant. Product Specifications. January 15, Version 1.2. Apacer Technology Inc.

2GB DDR3 SDRAM UDIMM. RoHS Compliant. Product Specifications. January 15, Version 1.2. Apacer Technology Inc. RoHS Compliant 2GB DDR3 SDRAM UDIMM Product Specifications January 15, 2016 Version 1.2 Apacer Technology Inc. 1F., No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City 236, Taiwan Tel: +886-2-2267-8000

More information

Please give us your feedback

Please give us your feedback Please give us your feedback Session ID: TB7427 Speakers: Anders Graham and Martin Nugent Use the mobile app to complete a session survey 1. Access My schedule 2. Click on this session 3. Go to Rate &

More information

DDR2: The New DRAM Standard

DDR2: The New DRAM Standard DD: The New DRAM Standard Summary Memory has evolved significantly over the years because of die shrinks, density increases, speed improvements, and other advances inspired by market demands. As a result,

More information

Modeling DDR3 with IBIS

Modeling DDR3 with IBIS Modeling DDR3 with IBIS Randy Wolff, Micron Technology DesignCon 2008 IBIS Summit Products are warranted only to meet Micron s production data sheet specifications. Information, products and/or specifications

More information

DDR PHY Test Solution

DDR PHY Test Solution DDR PHY Test Solution Agenda DDR Technology Overview and Roadmap DDR4 Specification Changes LPDDR3 Specification Changes Visual Triggering VET DDRA Software DDR4 Measurement Details Tektronix Probing Solution

More information

Towards Energy-Proportional Datacenter Memory with Mobile DRAM

Towards Energy-Proportional Datacenter Memory with Mobile DRAM Towards Energy-Proportional Datacenter Memory with Mobile DRAM Krishna Malladi 1 Frank Nothaft 1 Karthika Periyathambi Benjamin Lee 2 Christos Kozyrakis 1 Mark Horowitz 1 Stanford University 1 Duke University

More information

IMM64M64D1DVS8AG (Die Revision D) 512MByte (64M x 64 Bit)

IMM64M64D1DVS8AG (Die Revision D) 512MByte (64M x 64 Bit) Product Specification Rev. 1.0 2015 IMM64M64D1DVS8AG (Die Revision D) 512MByte (64M x 64 Bit) 512MB DDR VLP Unbuffered DIMM RoHS Compliant Product Product Specification 1.0 1 IMM64M64D1DVS8AG Version:

More information

External Memory Interfaces in Cyclone V Devices

External Memory Interfaces in Cyclone V Devices External Memory Interfaces in Cyclone V Devices..8 CV-5 Subscribe Feedback The Cyclone V devices provide an efficient architecture that allows you fit wide external memory interfaces support a high level

More information

2GB DDR3 SDRAM 72bit SO-DIMM

2GB DDR3 SDRAM 72bit SO-DIMM 2GB 72bit SO-DIMM Speed Max CAS Component Number of Part Number Bandwidth Density Organization Grade Frequency Latency Composition Rank 78.A2GCF.AF10C 10.6GB/sec 1333Mbps 666MHz CL9 2GB 256Mx72 256Mx8

More information

Designing of DDR SDRAM Controller with User Interface

Designing of DDR SDRAM Controller with User Interface Designing of DDR SDRAM Controller with User Interface Tirth Akhiyania M.E. final year (Communication) E & C Dept. L.J.I.E.T., Ahmedabad tirth.soni@yahoo.co.in Abstract DRAMs have historically been high

More information

IMM64M72D1SCS8AG (Die Revision D) 512MByte (64M x 72 Bit)

IMM64M72D1SCS8AG (Die Revision D) 512MByte (64M x 72 Bit) Product Specification Rev. 1.0 2015 IMM64M72D1SCS8AG (Die Revision D) 512MByte (64M x 72 Bit) RoHS Compliant Product Product Specification 1.0 1 IMM64M72D1SCS8AG Version: Rev. 1.0, MAY 2015 1.0 - Initial

More information

Datasheet. Zetta 4Gbit DDR3L SDRAM. Features VDD=VDDQ=1.35V / V. Fully differential clock inputs (CK, CK ) operation

Datasheet. Zetta 4Gbit DDR3L SDRAM. Features VDD=VDDQ=1.35V / V. Fully differential clock inputs (CK, CK ) operation Zetta Datasheet Features VDD=VDDQ=1.35V + 0.100 / - 0.067V Fully differential clock inputs (CK, CK ) operation Differential Data Strobe (DQS, DQS ) On chip DLL align DQ, DQS and DQS transition with CK

More information

DDR System Simulation: What Issue to Simulate

DDR System Simulation: What Issue to Simulate DDR System Simulation: What Issue to Simulate Asian IBIS Summit Tokyo, Japan November 17, 2017 Shinichi Maeda 1 JEDEC DDR Specifications DDR DDR2 DDR3 DDR3L DDR3U DDR4 Vdd 2.5 1.8 1.5 1.35 1.25 1.2(IO)

More information

Driving 4K High-Resolution Embedded Displays in New Applications with MIPI DSI and VESA DSC (Synopsys & Arm)

Driving 4K High-Resolution Embedded Displays in New Applications with MIPI DSI and VESA DSC (Synopsys & Arm) Hezi Saar, Sr. Staff Product Marketing Manager Synopsys Driving 4K High-Resolution Embedded Displays in New Applications with MIPI DSI and VESA DSC () Agenda Rising demand for high resolution displays

More information

APPROVAL SHEET. Apacer Technology Inc. Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVED NO. : T0031 PCB PART NO. :

APPROVAL SHEET. Apacer Technology Inc. Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVED NO. : T0031 PCB PART NO. : Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVAL SHEET APPROVED NO. : 90003-T0031 ISSUE DATE MODULE PART NO. : July-28-2011 : 78.02GC6.AF0 PCB PART NO. : 48.18220.090 IC Brand DESCRIPTION : Hynix : DDR3

More information

Signs of Intelligent Life: AI Simplifies IoT

Signs of Intelligent Life: AI Simplifies IoT Signs of Intelligent Life: AI Simplifies IoT JEDEC Mobile & IOT Forum Stephen Lum Samsung Semiconductor, Inc. Copyright 2018 APPLICATIONS DRIVE CHANGES IN ARCHITECTURES x86 Processors Apps Processors FPGA

More information

Features. DDR3 UDIMM w/o ECC Product Specification. Rev. 14 Dec. 2011

Features. DDR3 UDIMM w/o ECC Product Specification. Rev. 14 Dec. 2011 Features DDR3 functionality and operations supported as defined in the component data sheet 240pin, unbuffered dual in-line memory module (UDIMM) Fast data transfer rates: PC3-8500, PC3-10600, PC3-12800

More information

High Performance AXI Protocol Based Improved DDR3 Memory Controller With Improved Memory Bandwidth

High Performance AXI Protocol Based Improved DDR3 Memory Controller With Improved Memory Bandwidth High Performance AXI Protocol Based Improved DDR3 Memory Controller With Improved Memory Bandwidth Manoj Gupta a, Dr. Ashok Kumar Nagawat b a Research Scholar, Faculty of Science, University of Rajasthan,

More information

4GB DDR3 SDRAM SO-DIMM

4GB DDR3 SDRAM SO-DIMM RoHS Compliant 4GB DDR3 SDRAM SO-DIMM Product Specifications December 12, 2013 Version 1.1 Apacer Technology Inc. 1F., No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City 236, Taiwan Tel: +886-2-2267-8000

More information

4GB Unbuffered DDR3 SDRAM SODIMM

4GB Unbuffered DDR3 SDRAM SODIMM INDÚSTRIA ELETRÔNICA S/A 4GB Unbuffered DDR3 SDRAM SODIMM HB3SU004GFM8DMB33 (512M words x 64bits, 2 Rank) Documento No. HBS- HB3SU004GFM8DMB33-1-E-10020. Publicação: Setembro de 2010 EK DATA SHEET 4GB

More information

Intel Stratix 10 External Memory Interfaces IP User Guide

Intel Stratix 10 External Memory Interfaces IP User Guide Intel Stratix 10 External Memory Interfaces IP User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel Stratix

More information

Memory Module Specifications KVR667D2D8F5K2/4G. 4GB (2GB 256M x 72-Bit x 2 pcs.) PC CL5 ECC 240-Pin FBDIMM Kit DESCRIPTION SPECIFICATIONS

Memory Module Specifications KVR667D2D8F5K2/4G. 4GB (2GB 256M x 72-Bit x 2 pcs.) PC CL5 ECC 240-Pin FBDIMM Kit DESCRIPTION SPECIFICATIONS Memory Module Specifications KVR667D2D8F5K2/4G 4GB (2GB 256M x 72-Bit x 2 pcs.) PC2-5300 CL5 ECC 240- FBDIMM Kit DESCRIPTION s KVR667D2D8F5K2/4G is a kit of two 2GB (256M x 72-bit) PC2-5300 CL5 (Synchronous

More information