Beyond Moore. Beyond Programmable Logic.
|
|
- Aubrie Stafford
- 6 years ago
- Views:
Transcription
1 Beyond Moore Beyond Programmable Logic Steve Trimberger Xilinx Research FPL 30 August 2012
2 Beyond Moore Beyond Programmable Logic
3 Agenda What is happening in semiconductor technology? Moore s Law More than Moore Less than Moore? What is happening at Xilinx? How Xilinx is dealing with the latest in semiconductor technology Technology and product trends The latest round of devices and technologies It is not just logic anymore What will happen next? Page 3
4 Part 1 Is Moore s Law Ending? Page 4
5 Miles (thousands) Miles (x1000) Part 1 Is Moore s Law Ending? Railroad Track Goetz, Transvision 8/2004 Page 5
6 Nothing New: Power Challenge Multi-Core Source: Intel Page 6
7 Nothing New: I/O Bandwidth Gap Multi-Gigabit Transceivers Source: Xilinx, Inc Page 7
8 Nothing New: Productivity Gap Team Design IP Re-Use ESL Design Flow SoC Platforms The main message in 2011 remains Cost (of design) is the greatest threat to continuation of the semiconductor roadmap ITRS 2011 Source: SEMATECH Page 8
9 Moore s Law: The Technology Pipeline Page 9
10 Industry Debates Variability and Reliability Page 10
11 Industry Debates Cost Page 11
12 Moore s Law Today We still get more transistors! Must trade performance for power savings Dennard scaling ended around 2000 Slow growth of I/O pins I/O bandwidth requirements drive high-speed serial Less area improvement with each new node Lithography limitations restrict layout Quantized transistor sizes with FinFETs Process complexity and limited suppliers drive up wafer pricing and delay production price reductions We still get more transistors! Page 12
13 Part 2 What Is Xilinx Doing? Page 13
14 Expanding Programmable Technology Leadership Committed to be First to Process Nodes Pioneering 3-D IC Technology Leading Edge Processing Systems Programmable Analog/Mixed Signal System to IC Tools, IP, and Ecosystem From Programmable Logic to Programmable Systems Integration Page 14
15 FPGA Capacity Trend Looking Up Largest Xilinx FPGA Page 15
16 FPGA Performance Trend Looking Up Page 16
17 µw/op = (W / LC MHz) FPGA Energy Trend Looking Up Page 17
18 High-k Metal Gate Transistor in 28nm HPL Process HKMG: - introduced by Intel at 45nm - available at 28nm from top foundries > 25x lower gate oxide leakage > 30% lower switching power > 30% higher drive current or > 5x lower source-drain leakage Source: Challenges and Innovations in Nano-CMOS Transistor Scaling, Tahir Ghani, Intel, Oct 2009 Page 18
19 Virtex-5 Artix-7 Kintex-7 Virtex-6 Virtex-7 Ground Breaking Capacity Gains at 28nm World s First 2 Million Logic Cell FPGA Logic Cells 2,000K Over 2x capacity increase over Spartan-6 and Virtex-6 FPGAs Family Capacity Range 8K 350K LCs 70K 480K LCs 330K 2M LCs 1,000K Dramatic Capacity Increases 800K 760K 8K 2M LCs; the widest capacity range offered in a single unified product family Larger densities enable higher performance More calculations/clock cycle by utilizing parallelism inherent in FPGAs Page K 400K 200K 480K 332K 350K Spartan-6 150K 65nm 40/45nm 28nm
20 SSI Technology Harnesses Proven Technology in a Unique Way 28nm FPGA Slice 28nm FPGA Slice 28nm FPGA Slice 28nm FPGA Slice Microbumps Silicon Interposer Package Substrate Through-Silicon Vias C4 Bumps BGA Balls Through-silicon Side-by-Side Microbumps Passive Silicon Die Interposer Vias Layout (TSV) (65nm Generation) Bridge Minimal Access power to heat power flux / ground / issues ground / IOs / IOs to C4 bumps Minimal Access 4 conventional to design logic metal tool regions flow layers impact connect Coarse Leverages micro bumps pitch, ubiquitous low & TSVs density image aids sensor manufacturability micro-bump No transistors technology means low risk and no Etch TSV induced process performance (not laser drilled) degradation Page 20
21 BW / Watt Cost 25D: Crossing the Chasm 28nm FPGA Slice 28nm FPGA Slice 28nm FPGA Slice 28nm FPGA Slice Package Substrate Very high bandwidth, low capacitance interconnections Known Good Die packaged Large die yield opportunity 100x Stacked Silicon Interconnect 10x SerDes & Standard I/O 1x 10x 100x 1,000x Total Die-to-Die Connections Capacity
22 Virtex 2000T: Homogeneous 3D 4-layer metal Si interposer with TSV 4 FPGA sub-die in package >10,000 inter-die connections 2 Million Logic Cells 68 Billion Transistors Page 22
23 Virtex-7 HT: Heterogeneous 3D Top View Cross Section TSVs 28G SerDes 28G FPGA FPGA FPGA 28G Fabric Interface 13G FPGA 13G Passive Interposer 13G FPGA 13G Yield optimized Noise isolation 13G FPGA 13G 28G transceiver process optimized for performance 28G SerDes Passive Interposer FPGA logic process optimized for power 28Tb/s ~3X Monolithic 16 x 28G Transceivers 72 x 13G Transceivers 650 GPIO
24 3D: The Next Frontier What is inside? How high can we go? What is on top? High performance chip on on top for thermal and TSV process availability Bottom die supports power TSV s for top die (Swiss cheese) in older technology (TSV friendly) Floor-planning critical: Top die Bottom die Package substrate Thermal concerns (stacked thermal flux) Package lid TSV keep out zones in bottom die to avoid stressinduced performance impact Microbumps TSVs C4 balls BGA package balls TSV-Induced Device Stress What about user-defined stacks?
25 Cost Beyond Moore with SSIT Break the exponential cost of large die Break through pin limitations for higher bandwidth and lower power No more compromises for high-performance vs low power for very high-speed I/O Capacity Source: ITRS Page 25
26 Nothing New: Productivity Gap Source: SEMATECH Page 26
27 Hardware and Software Programmability Page 27
28 Xilinx Technology Evolution 3DIC SoC FPGA Programmable Logic Devices Enables Programmable Logic ALL Programmable Devices Enables Programmable Systems Integration Page 28
29 The Zynq Processor+FPGA SoC Complete ARM -based Processing System Dual ARM Cortex -A9 MPCore, up to 1GHz Supports multiple operating systems Fully autonomous to the programmable logic Processing System Memory Interfaces 7 Series Programmable Logic Tightly Integrated Programmable Logic Used to extend processing system High performance AXI based interface Common Peripherals ARM Dual Cortex-A9 MPCore System Common Peripherals Custom Peripherals Scalable density and performance: 30K-350K LCs Common Accelerators Custom Accelerators Flexible Array of I/O Wide range of external multi-standard I/O High performance integrated serial transceivers Analog-to-Digital converter inputs Software & Hardware Programmable Page 29
30 Embedded Design Flow Using Zynq-7000 Industry-Leading Tools Xilinx SDK ARM Ecosystem Many Sources of SW IP Standardized around AMBA-AXI Xilinx, ARM libraries 3rd Parties Software Developer Programming Integrate IP System Architect Custom IP Xilinx IP Hardware Designer Design Integrate IP Industry-Leading Tools C-Gates / AutoESL System Generator VHDL/Verilog Many Sources of HW IP Standardized around AXI 3rd Parties Partner IP Test Test Debug Debug Page 30
31 Virtex-5 Zynq Artix-7 Kintex-7 Virtex-6 Virtex-7 Ground Breaking Capacity Gains at 28nm World s First 2 Million Logic Cell FPGA Logic Cells 2,000K Over 2x capacity increase over Spartan-6 and Virtex-6 FPGAs Family Capacity Range 8K 350K LCs 70K 480K LCs 330K 2M LCs 1,000K Dramatic Capacity Increases 800K 760K 8K 2M LCs; the widest capacity range offered in a single unified product family Larger densities enable higher performance More calculations/clock cycle by utilizing parallelism inherent in FPGAs Page K 400K 200K 480K 332K 350K Spartan-6 150K 65nm 40/45nm 28nm
32 Agile Mixed-Signal Integration Flexible general purpose analog interface Integrated with all 7 series FPGAs and Zynq Supports broad range of applications From simple monitoring to complex signal processing Embedded temperature and supply sensors Enhance reliability, security and safety Page 32
33 Build better systems with fewer chips faster Programmable Systems Integration Increased System Performance BOM Cost Reduction Total Power Reduction Accelerated Design Productivity Page 33
34 Total Power Power (W) Power Total Power Reduction Programmable Systems Integration Increased System Performance BOM Cost Reduction Total Power Reduction Accelerated Design Productivity 50% FPGA Power Savings 50-70% System-Level Power Savings 5 Key FPGA Power Innovations 16 Zynq Enabled Low Power Optimized & Simpler HPL Re-architected Transceivers Multi-mode I/O Control Intelligent Clock Gating Voltage Scaling/Power Binning FPGA DSP Processor Multi-chip Zynq High Density Zynq Zynq Low Density Zynq Transceiver Power 80 SSIT Enabled Low Power I/O Power Dynamic Power 60% 30% 25% Backplane FPGA Line FPGA Max Static Power 65% 20 0 Client FPGA Client FPGA Multi-chip Virtex Virtex-7 Page 34
35 Programmable Components Systems Logic Microprocessors I/O Analog/Mixed Signal It is ALL PROGRAMMABLE Page 35
36 Enabling the Next Decade of ALL PROGRAMMABLE Devices Accelerating Integration up to 4X IP & System-centric integration with fast verification Vivado next generation design system 1X RTL to Bit-stream with iterative approach Fast, hierarchical and deterministic closure automation w/ ECO Accelerating Implementation 1X up to 4X Page 36
37 Maximizing Design Reuse Scalable IP Across Families Plug and Play IP Targeted Design Platforms Vivado Design Environment High-Level Synthesis Xilinx Best-in-class Support Architecture Enabled IP Portability Leveraging Standards for IP Reuse AXI4 (data) AXI Interconnect Block AXI4 AXI DDR3 Mem Ctrl Processor AXI4 Lite DMA AXI4 Streaming TEMAC AXI4 AXI Interconnect Block AXI4 Lite AXI4 Lite AXI4 Lite Timer IntCtrl Flash Int Dramatically Reduce Time to Access, Reuse & Integrate World Class IP Page 37
38 Vivado: More Turns per Day, Ease-of-Use and Reuse Scalable IP Across Families Plug and Play IP Targeted Design Platforms Vivado Design Environment High-Level Synthesis Xilinx Best-in-class Support Vivado RTL->Bits Vivado Design Environment Vivado Run Time ISE Vivado Design Size Next Gen Architecture for Run-time, Memory Utilization & QoR Unified, streamlined, built for reuse U/I based on PlanAhead Simplified use models tailored to different user profiles Industry standard formats Hierarchical flows Easy IP packaging and reuse Page 38
39 More Turns per Day with High-Level Synthesis Scalable IP Across Families Plug and Play IP Targeted Design Platforms Vivado Design Environment High-Level Synthesis Xilinx Best-in-class Support 2-5X Step Function in Design Productivity vs RTL C-based High-Level Synthesis Time spent achieving design Functional correctness Time spent verifying Implementation tools did Not insert errors RTL RTL RTL AutoESL C RTL Functional Verification Tools Validation Optical flow video example Input C Simulation Time RTL Simulation Time Improvement 10 frames of video data 10 seconds ~2 days* ~12,000X *RTL Simulations performed using ModelSim Page 39
40 Recent Innovation and Investment Timeline PlanAhead, SIRF SSIT AMS, AccelChip 28nm HPL Rodin, Targeted Design Platforms, FMC EPP, AXI, Plug & Play IP, PowerLite AutoESL Omiino, Modelware, Sarance Projects Began Investments Enable Innovation and Deliver Value 7-Series Vivado Zynq-7000 Stacked Silicon Interconnect Agile Mixed Signal C/C++ High Level Synthesis Projects Delivered MatLab/Simulink, LabView IP-based Design PlanAhead with ISE Flow ISE Improvements TDPs Page 40
41 Xilinx Technology Evolution 3DIC SoC FPGA Programmable Logic Devices Enables Programmable Logic ALL Programmable Devices Enables Programmable Systems Integration Page 41
42 The Road Ahead Programmable logic is not only about programmable logic We are still gaining tremendous benefit from scaling And we have additional technologies we can use Page We are still looking up
43 What Xilinx Makes Possible: ALL PROGRAMMABLE ALL Programmable Electronic Systems ALL Programmable Technologies ALL Programmable Devices Page 43
Xilinx SSI Technology Concept to Silicon Development Overview
Xilinx SSI Technology Concept to Silicon Development Overview Shankar Lakka Aug 27 th, 2012 Agenda Economic Drivers and Technical Challenges Xilinx SSI Technology, Power, Performance SSI Development Overview
More informationStacked Silicon Interconnect Technology (SSIT)
Stacked Silicon Interconnect Technology (SSIT) Suresh Ramalingam Xilinx Inc. MEPTEC, January 12, 2011 Agenda Background and Motivation Stacked Silicon Interconnect Technology Summary Background and Motivation
More informationOpportunities & Challenges: 28nm & 2.5/3-D IC Design and Manufacturing
Opportunities & Challenges: 28nm & 2.5/3-D IC Design and Manufacturing Vincent Tong Senior Vice President & Asia Pacific Executive Leader Copyright 2011 Xilinx Agenda Xilinx Business Drivers All in at
More informationAdvancing high performance heterogeneous integration through die stacking
Advancing high performance heterogeneous integration through die stacking Suresh Ramalingam Senior Director, Advanced Packaging European 3D TSV Summit Jan 22 23, 2013 The First Wave of 3D ICs Perfecting
More informationAll Programmable: from Silicon to System
All Programmable: from Silicon to System Ivo Bolsens, Senior Vice President & CTO Page 1 Moore s Law: The Technology Pipeline Page 2 Industry Debates Variability Page 3 Industry Debates on Cost Page 4
More informationZynq-7000 All Programmable SoC Product Overview
Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform August 2012 Copyright 2012 2009 Xilinx Introducing the Zynq -7000 All Programmable SoC Breakthrough Processing Platform
More informationMoving a Generation Ahead with
Moving a Generation Ahead with All Programmable FPGAs, SoCs, and 3D ICs At the 28nm node, Xilinx introduced several new technologies that created an extra generation of value for customers and moved Xilinx
More informationThe FPGA: An Engine for Innovation in Silicon and Packaging Technology
The FPGA: An Engine for Innovation in Silicon and Packaging Technology Liam Madden Corporate Vice President September 2 nd, 2014 The Zynq Book Embedded Processing with the ARM Cortex-A9 on the Xilinx Zynq
More informationHigh Capacity and High Performance 20nm FPGAs. Steve Young, Dinesh Gaitonde August Copyright 2014 Xilinx
High Capacity and High Performance 20nm FPGAs Steve Young, Dinesh Gaitonde August 2014 Not a Complete Product Overview Page 2 Outline Page 3 Petabytes per month Increasing Bandwidth Global IP Traffic Growth
More informationHES-7 ASIC Prototyping
Rev. 1.9 September 14, 2012 Co-authored by: Slawek Grabowski and Zibi Zalewski, Aldec, Inc. Kirk Saban, Xilinx, Inc. Abstract This paper highlights possibilities of ASIC verification using FPGA-based prototyping,
More information3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape
Edition April 2017 Semiconductor technology & processing 3D systems-on-chip A clever partitioning of circuits to improve area, cost, power and performance. In recent years, the technology of 3D integration
More informationBringing the benefits of Cortex-M processors to FPGA
Bringing the benefits of Cortex-M processors to FPGA Presented By Phillip Burr Senior Product Marketing Manager Simon George Director, Product & Technical Marketing System Software and SoC Solutions Agenda
More informationIntroduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN
1 Introduction The evolution of integrated circuit (IC) fabrication techniques is a unique fact in the history of modern industry. The improvements in terms of speed, density and cost have kept constant
More informationHigh Performance Memory in FPGAs
High Performance Memory in FPGAs Industry Trends and Customer Challenges Packet Processing & Transport > 400G OTN Software Defined Networks Video Over IP Network Function Virtualization Wireless LTE Advanced
More informationCost-Optimized Backgrounder
Cost-Optimized Backgrounder A Cost-Optimized FPGA & SoC Portfolio for Part or All of Your System Optimizing a system for cost requires analysis of every silicon device on the board, particularly the high
More informationSimplify System Complexity
Simplify System Complexity With the new high-performance CompactRIO controller Fanie Coetzer Field Sales Engineer Northern South Africa 2 3 New control system CompactPCI MMI/Sequencing/Logging FieldPoint
More informationSimplify System Complexity
1 2 Simplify System Complexity With the new high-performance CompactRIO controller Arun Veeramani Senior Program Manager National Instruments NI CompactRIO The Worlds Only Software Designed Controller
More informationSignal Conversion in a Modular Open Standard Form Factor. CASPER Workshop August 2017 Saeed Karamooz, VadaTech
Signal Conversion in a Modular Open Standard Form Factor CASPER Workshop August 2017 Saeed Karamooz, VadaTech At VadaTech we are technology leaders First-to-market silicon Continuous innovation Open systems
More informationEECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration
1 EECS 598: Integrating Emerging Technologies with Computer Architecture Lecture 10: Three-Dimensional (3D) Integration Instructor: Ron Dreslinski Winter 2016 University of Michigan 1 1 1 Announcements
More informationMoore s Law: Alive and Well. Mark Bohr Intel Senior Fellow
Moore s Law: Alive and Well Mark Bohr Intel Senior Fellow Intel Scaling Trend 10 10000 1 1000 Micron 0.1 100 nm 0.01 22 nm 14 nm 10 nm 10 0.001 1 1970 1980 1990 2000 2010 2020 2030 Intel Scaling Trend
More informationVLSI Design Automation
VLSI Design Automation IC Products Processors CPU, DSP, Controllers Memory chips RAM, ROM, EEPROM Analog Mobile communication, audio/video processing Programmable PLA, FPGA Embedded systems Used in cars,
More informationVLSI Design Automation
VLSI Design Automation IC Products Processors CPU, DSP, Controllers Memory chips RAM, ROM, EEPROM Analog Mobile communication, audio/video processing Programmable PLA, FPGA Embedded systems Used in cars,
More informationVISUALIZING THE PACKAGING ROADMAP
IEEE SCV EPS Chapter Meeting 3/13/2019 VISUALIZING THE PACKAGING ROADMAP IVOR BARBER CORPORATE VICE PRESIDENT, PACKAGING AMD IEEE EPS Lunchtime Presentation March 2019 1 2 2 www.cpmt.org/scv 3/27/2019
More informationMulti-Core Microprocessor Chips: Motivation & Challenges
Multi-Core Microprocessor Chips: Motivation & Challenges Dileep Bhandarkar, Ph. D. Architect at Large DEG Architecture & Planning Digital Enterprise Group Intel Corporation October 2005 Copyright 2005
More informationInterconnect Challenges in a Many Core Compute Environment. Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp
Interconnect Challenges in a Many Core Compute Environment Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp Agenda Microprocessor general trends Implications Tradeoffs Summary
More informationSoitec ultra-thin SOI substrates enabling FD-SOI technology. July, 2015
Soitec ultra-thin SOI substrates enabling FD-SOI technology July, 2015 Agenda FD-SOI: Background & Value Proposition C1- Restricted July 8, 2015 2 Today Ultra-mobile & Connected Consumer At Any Time With
More informationPower Considerations in High Performance FPGAs. Abu Eghan, Principal Engineer Xilinx Inc.
Power Considerations in High Performance FPGAs Abu Eghan, Principal Engineer Xilinx Inc. Agenda Introduction Trends and opportunities The programmable factor 4 focus areas for power consideration Silicon
More informationVLSI Design Automation. Calcolatori Elettronici Ing. Informatica
VLSI Design Automation 1 Outline Technology trends VLSI Design flow (an overview) 2 IC Products Processors CPU, DSP, Controllers Memory chips RAM, ROM, EEPROM Analog Mobile communication, audio/video processing
More informationSignal Processing Algorithms into Fixed Point FPGA Hardware Dennis Silage ECE Temple University
Signal Processing Algorithms into Fixed Point FPGA Hardware Dennis Silage silage@temple.edu ECE Temple University www.temple.edu/scdl Signal Processing Algorithms into Fixed Point FPGA Hardware Motivation
More informationEE586 VLSI Design. Partha Pande School of EECS Washington State University
EE586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 1 (Introduction) Why is designing digital ICs different today than it was before? Will it change in
More informationMore Course Information
More Course Information Labs and lectures are both important Labs: cover more on hands-on design/tool/flow issues Lectures: important in terms of basic concepts and fundamentals Do well in labs Do well
More informationFrom 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon. CEA. All rights reserved
From 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon Agenda Introduction 2,5D: Silicon Interposer 3DIC: Wide I/O Memory-On-Logic 3D Packaging: X-Ray sensor Conclusion
More informationPushing the Boundaries of Moore's Law to Transition from FPGA to All Programmable Platform Ivo Bolsens, SVP & CTO Xilinx ISPD, March 2017
Pushing the Boundaries of Moore's Law to Transition from FPGA to All Programmable Platform Ivo Bolsens, SVP & CTO Xilinx ISPD, March 2017 High Growth Markets Cloud Computing Automotive IIoT 5G Wireless
More informationExtending the Power of FPGAs
Extending the Power of FPGAs The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Development Agenda The Evolution of FPGAs and FPGA Programming IP-Centric Design with
More informationSystem-on-Chip Architecture for Mobile Applications. Sabyasachi Dey
System-on-Chip Architecture for Mobile Applications Sabyasachi Dey Email: sabyasachi.dey@gmail.com Agenda What is Mobile Application Platform Challenges Key Architecture Focus Areas Conclusion Mobile Revolution
More informationSYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous
More informationMoore s s Law, 40 years and Counting
Moore s s Law, 40 years and Counting Future Directions of Silicon and Packaging Bill Holt General Manager Technology and Manufacturing Group Intel Corporation InterPACK 05 2005 Heat Transfer Conference
More informationAbbas El Gamal. Joint work with: Mingjie Lin, Yi-Chang Lu, Simon Wong Work partially supported by DARPA 3D-IC program. Stanford University
Abbas El Gamal Joint work with: Mingjie Lin, Yi-Chang Lu, Simon Wong Work partially supported by DARPA 3D-IC program Stanford University Chip stacking Vertical interconnect density < 20/mm Wafer Stacking
More informationA Closer Look at the Epiphany IV 28nm 64 core Coprocessor. Andreas Olofsson PEGPUM 2013
A Closer Look at the Epiphany IV 28nm 64 core Coprocessor Andreas Olofsson PEGPUM 2013 1 Adapteva Achieves 3 World Firsts 1. First processor company to reach 50 GFLOPS/W 3. First semiconductor company
More informationEmbedded Quality for Test. Yervant Zorian LogicVision, Inc.
Embedded Quality for Test Yervant Zorian LogicVision, Inc. Electronics Industry Achieved Successful Penetration in Diverse Domains Electronics Industry (cont( cont) Met User Quality Requirements satisfying
More informationAdvanced Heterogeneous Solutions for System Integration
Advanced Heterogeneous Solutions for System Integration Kees Joosse Director Sales, Israel TSMC High-Growth Applications Drive Product and Technology Smartphone Cloud Data Center IoT CAGR 12 17 20% 24%
More informationInterposer Technology: Past, Now, and Future
Interposer Technology: Past, Now, and Future Shang Y. Hou TSMC 侯上勇 3D TSV: Have We Waited Long Enough? Garrou (2014): A Little More Patience Required for 2.5/3D All things come to those who wait In 2016,
More informationThe Foundry-Packaging Partnership. Enabling Future Performance. Jon A. Casey. IBM Systems and Technology Group
The Foundry-Packaging Partnership Enabling Future Performance Jon A. Casey IBM Fellow IBM Systems and Technology Group 5/30/2013 2012 IBM Corporation Data growth will drive the new IT model Dimensions
More informationEITF35: Introduction to Structured VLSI Design
EITF35: Introduction to Structured VLSI Design Part 1.1.2: Introduction (Digital VLSI Systems) Liang Liu liang.liu@eit.lth.se 1 Outline Why Digital? History & Roadmap Device Technology & Platforms System
More informationA VARIETY OF ICS ARE POSSIBLE DESIGNING FPGAS & ASICS. APPLICATIONS MAY USE STANDARD ICs or FPGAs/ASICs FAB FOUNDRIES COST BILLIONS
architecture behavior of control is if left_paddle then n_state
More informationPower Consumption in 65 nm FPGAs
White Paper: Virtex-5 FPGAs R WP246 (v1.2) February 1, 2007 Power Consumption in 65 nm FPGAs By: Derek Curd With the introduction of the Virtex -5 family, Xilinx is once again leading the charge to deliver
More informationBringing 3D Integration to Packaging Mainstream
Bringing 3D Integration to Packaging Mainstream Enabling a Microelectronic World MEPTEC Nov 2012 Choon Lee Technology HQ, Amkor Highlighted TSV in Packaging TSMC reveals plan for 3DIC design based on silicon
More informationWLSI Extends Si Processing and Supports Moore s Law. Douglas Yu TSMC R&D,
WLSI Extends Si Processing and Supports Moore s Law Douglas Yu TSMC R&D, chyu@tsmc.com SiP Summit, Semicon Taiwan, Taipei, Taiwan, Sep. 9 th, 2016 Introduction Moore s Law Challenges Heterogeneous Integration
More informationWhen it comes to double-density Flash memory, some pairs are just better.
MirrorBit Flash When it comes to double-density Flash memory, some pairs are just better. AMD pairs high-performance with reliability in a single Flash memory cell, with revolutionary results. Introducing
More informationTechSearch International, Inc.
On the Road to 3D ICs: Markets and Solutions E. Jan Vardaman President TechSearch International, Inc. www.techsearchinc.com High future cost of lithography Severe interconnect delay Noted in ITRS roadmap
More informationtechnology Leadership
technology Leadership MARK BOHR INTEL SENIOR FELLOW, TECHNOLOGY AND MANUFACTURING GROUP DIRECTOR, PROCESS ARCHITECTURE AND INTEGRATION SEPTEMBER 19, 2017 Legal Disclaimer DISCLOSURES China Tech and Manufacturing
More informationECE 486/586. Computer Architecture. Lecture # 2
ECE 486/586 Computer Architecture Lecture # 2 Spring 2015 Portland State University Recap of Last Lecture Old view of computer architecture: Instruction Set Architecture (ISA) design Real computer architecture:
More informationCopyright 2017 Xilinx.
All Programmable Automotive SoC Comparison XA Zynq UltraScale+ MPSoC ZU2/3EG, ZU4/5EV Devices XA Zynq -7000 SoC Z-7010/7020/7030 Devices Application Processor Real-Time Processor Quad-core ARM Cortex -A53
More informationVLSI Design Automation. Maurizio Palesi
VLSI Design Automation 1 Outline Technology trends VLSI Design flow (an overview) 2 Outline Technology trends VLSI Design flow (an overview) 3 IC Products Processors CPU, DSP, Controllers Memory chips
More informationIntroduction. Summary. Why computer architecture? Technology trends Cost issues
Introduction 1 Summary Why computer architecture? Technology trends Cost issues 2 1 Computer architecture? Computer Architecture refers to the attributes of a system visible to a programmer (that have
More informationPhysical Design Implementation for 3D IC Methodology and Tools. Dave Noice Vassilios Gerousis
I NVENTIVE Physical Design Implementation for 3D IC Methodology and Tools Dave Noice Vassilios Gerousis Outline 3D IC Physical components Modeling 3D IC Stack Configuration Physical Design With TSV Summary
More informationChapter 5: ASICs Vs. PLDs
Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.
More informationIMPROVES. Initial Investment is Low Compared to SoC Performance and Cost Benefits
NOC INTERCONNECT IMPROVES SOC ECONO CONOMICS Initial Investment is Low Compared to SoC Performance and Cost Benefits A s systems on chip (SoCs) have interconnect, along with its configuration, verification,
More informationSoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd
SoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd 2 Agenda TSMC IP Ecosystem DDR Interfaces for SoCs Summary 3 TSMC Highlights Founded in 1987 The world's first dedicated semiconductor foundry
More informationZynq AP SoC Family
Programmable Logic (PL) Processing System (PS) Zynq -7000 AP SoC Family Cost-Optimized Devices Mid-Range Devices Device Name Z-7007S Z-7012S Z-7014S Z-7010 Z-7015 Z-7020 Z-7030 Z-7035 Z-7045 Z-7100 Part
More informationDFT Trends in the More than Moore Era. Stephen Pateras Mentor Graphics
DFT Trends in the More than Moore Era Stephen Pateras Mentor Graphics steve_pateras@mentor.com Silicon Valley Test Conference 2011 1 Outline Semiconductor Technology Trends DFT in relation to: Increasing
More information3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA
3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA OUTLINE 3D Application Drivers and Roadmap 3D Stacked-IC Technology 3D System-on-Chip: Fine grain partitioning Conclusion
More informationExtending the Power of FPGAs to Software Developers:
Extending the Power of FPGAs to Software Developers: The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Group Page 1 Agenda The Evolution of FPGAs and FPGA Programming
More information3D Graphics in Future Mobile Devices. Steve Steele, ARM
3D Graphics in Future Mobile Devices Steve Steele, ARM Market Trends Mobile Computing Market Growth Volume in millions Mobile Computing Market Trends 1600 Smart Mobile Device Shipments (Smartphones and
More informationECE520 VLSI Design. Lecture 1: Introduction to VLSI Technology. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 1: Introduction to VLSI Technology Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Course Objectives
More informationDFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group
I N V E N T I V E DFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group Moore s Law & More : Tall And Thin More than Moore: Diversification Moore s
More informationHigh Volume Manufacturing Supply Chain Ecosystem for 2.5D HBM2 ASIC SiPs
Open-Silicon.com 490 N. McCarthy Blvd, #220 Milpitas, CA 95035 408-240-5700 HQ High Volume Manufacturing Supply Chain Ecosystem for 2.5D HBM2 ASIC SiPs Open-Silicon Asim Salim VP Mfg. Operations 20+ experience
More information3D Integration & Packaging Challenges with through-silicon-vias (TSV)
NSF Workshop 2/02/2012 3D Integration & Packaging Challenges with through-silicon-vias (TSV) Dr John U. Knickerbocker IBM - T.J. Watson Research, New York, USA Substrate IBM Research Acknowledgements IBM
More informationMATLAB/Simulink 기반의프로그래머블 SoC 설계및검증
MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증 이웅재부장 Application Engineering Group 2014 The MathWorks, Inc. 1 Agenda Introduction ZYNQ Design Process Model-Based Design Workflow Prototyping and Verification Processor
More informationPower Management Using FPGA Architectural Features. Abu Eghan, Principal Engineer Xilinx Inc.
Power Management Using FPGA Architectural Features Abu Eghan, Principal Engineer Xilinx Inc. Agenda Introduction Impact of Technology Node Adoption Programmability & FPGA Expanding Application Space Review
More informationNon-contact Test at Advanced Process Nodes
Chris Sellathamby, J. Hintzke, B. Moore, S. Slupsky Scanimetrics Inc. Non-contact Test at Advanced Process Nodes June 8-11, 8 2008 San Diego, CA USA Overview Advanced CMOS nodes are a challenge for wafer
More informationSamsung System LSI Business
Samsung System LSI Business NS (Stephen) Woo, Ph.D. President & GM of System LSI Samsung Electronics 0/32 Disclaimer The materials in this report include forward-looking statements which can generally
More informationMicroelettronica. J. M. Rabaey, "Digital integrated circuits: a design perspective" EE141 Microelettronica
Microelettronica J. M. Rabaey, "Digital integrated circuits: a design perspective" Introduction Why is designing digital ICs different today than it was before? Will it change in future? The First Computer
More informationEttus Research Update
Ettus Research Update Matt Ettus Ettus Research GRCon13 Outline 1 Introduction 2 Recent New Products 3 Third Generation Introduction Who am I? Core GNU Radio contributor since 2001 Designed
More informationReduce Your System Power Consumption with Altera FPGAs Altera Corporation Public
Reduce Your System Power Consumption with Altera FPGAs Agenda Benefits of lower power in systems Stratix III power technology Cyclone III power Quartus II power optimization and estimation tools Summary
More informationCAD for VLSI. Debdeep Mukhopadhyay IIT Madras
CAD for VLSI Debdeep Mukhopadhyay IIT Madras Tentative Syllabus Overall perspective of VLSI Design MOS switch and CMOS, MOS based logic design, the CMOS logic styles, Pass Transistors Introduction to Verilog
More informationCopyright 2016 Xilinx
Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building
More informationGrowth outside Cell Phone Applications
ARM Introduction Growth outside Cell Phone Applications ~1B units shipped into non-mobile applications Embedded segment now accounts for 13% of ARM shipments Automotive, microcontroller and smartcards
More informationMicroprocessor Trends and Implications for the Future
Microprocessor Trends and Implications for the Future John Mellor-Crummey Department of Computer Science Rice University johnmc@rice.edu COMP 522 Lecture 4 1 September 2016 Context Last two classes: from
More informationFPGA memory performance
FPGA memory performance Sensor to Image GmbH Lechtorstrasse 20 D 86956 Schongau Website: www.sensor-to-image.de Email: email@sensor-to-image.de Sensor to Image GmbH Company Founded 1989 and privately owned
More informationInnovative DSPLL and MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs
Innovative and MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs Introduction The insatiable demand for bandwidth to support applications such as video streaming and cloud
More informationOutline Marquette University
COEN-4710 Computer Hardware Lecture 1 Computer Abstractions and Technology (Ch.1) Cristinel Ababei Department of Electrical and Computer Engineering Credits: Slides adapted primarily from presentations
More informationTechnology Platform Segmentation
HOW TECHNOLOGY R&D LEADERSHIP BRINGS A COMPETITIVE ADVANTAGE FOR MULTIMEDIA CONVERGENCE Technology Platform Segmentation HP LP 2 1 Technology Platform KPIs Performance Design simplicity Power leakage Cost
More informationMYC-C7Z010/20 CPU Module
MYC-C7Z010/20 CPU Module - 667MHz Xilinx XC7Z010/20 Dual-core ARM Cortex-A9 Processor with Xilinx 7-series FPGA logic - 1GB DDR3 SDRAM (2 x 512MB, 32-bit), 4GB emmc, 32MB QSPI Flash - On-board Gigabit
More informationLab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation
Course Goals Lab Understand key components in VLSI designs Become familiar with design tools (Cadence) Understand design flows Understand behavioral, structural, and physical specifications Be able to
More informationSoC FPGAs. Your User-Customizable System on Chip Altera Corporation Public
SoC FPGAs Your User-Customizable System on Chip Embedded Developers Needs Low High Increase system performance Reduce system power Reduce board size Reduce system cost 2 Providing the Best of Both Worlds
More informationMidterm Exam. Solutions
Midterm Exam Solutions Problem 1 List at least 3 advantages of implementing selected portions of a complex design in software Software vs. Hardware Trade-offs Improve Performance Improve Energy Efficiency
More informationCopyright 2014 Xilinx
IP Integrator and Embedded System Design Flow Zynq Vivado 2014.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able
More informationCollaborate to Innovate FinFET Design Ecosystem Challenges and Solutions
2013 TSMC, Ltd Collaborate to Innovate FinFET Design Ecosystem Challenges and Solutions 2 Agenda Lifestyle Trends Drive Product Requirements Concurrent Technology and Design Development FinFET Design Challenges
More informationWelcome. Altera Technology Roadshow 2013
Welcome Altera Technology Roadshow 2013 Altera at a Glance Founded in Silicon Valley, California in 1983 Industry s first reprogrammable logic semiconductors $1.78 billion in 2012 sales Over 2,900 employees
More informationTechSearch International, Inc.
Alternatives on the Road to 3D TSV E. Jan Vardaman President TechSearch International, Inc. www.techsearchinc.com Everyone Wants to Have 3D ICs 3D IC solves interconnect delay problem bandwidth bottleneck
More informationAXI4 Interconnect Paves the Way to Plug-and-Play IP
White Paper: Virtex-6 and Spartan-6 FPGAs WP379 (v1.0) October 5, 2010 4 Interconnect Paves the Way to Plug-and-Play IP By: Navanee Sundaramoorthy, Navneet Rao, and Tom Hill In the past decade, the size
More informationNon-destructive, High-resolution Fault Imaging for Package Failure Analysis. with 3D X-ray Microscopy. Application Note
Non-destructive, High-resolution Fault Imaging for Package Failure Analysis with 3D X-ray Microscopy Application Note Non-destructive, High-resolution Fault Imaging for Package Failure Analysis with 3D
More informationL évolution des architectures et des technologies d intégration des circuits intégrés dans les Data centers
I N S T I T U T D E R E C H E R C H E T E C H N O L O G I Q U E L évolution des architectures et des technologies d intégration des circuits intégrés dans les Data centers 10/04/2017 Les Rendez-vous de
More informationTABLE OF CONTENTS III. Section 1. Executive Summary
Section 1. Executive Summary... 1-1 Section 2. Global IC Industry Outlook and Cycles... 2-1 IC Insights' Forecast Methodology... 2-1 Overview... 2-1 Worldwide GDP... 2-1 Electronic System Sales... 2-2
More informationThree DIMENSIONAL-CHIPS
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) ISSN: 2278-2834, ISBN: 2278-8735. Volume 3, Issue 4 (Sep-Oct. 2012), PP 22-27 Three DIMENSIONAL-CHIPS 1 Kumar.Keshamoni, 2 Mr. M. Harikrishna
More informationTransforming a Leading-Edge Microprocessor Wafer Fab into a World Class Silicon Foundry. Dr. Thomas de Paly
Transforming a Leading-Edge Microprocessor Wafer Fab into a World Class Silicon Foundry Dr. Thomas de Paly October 06, 2009 Opportunity Meets Vision Vision To be the first truly global semiconductor foundry,
More informationWaferBoard Rapid Prototyping
WaferBoard Rapid Prototyping WaferBoard (cover not shown) 1. Select components that are packaged in ball grid array, QFP, TSOP, etc. 2. Place the packaged components FPGAs, ASICs, processors, memories,
More informationEmerging IC Packaging Platforms for ICT Systems - MEPTEC, IMAPS and SEMI Bay Area Luncheon Presentation
Emerging IC Packaging Platforms for ICT Systems - MEPTEC, IMAPS and SEMI Bay Area Luncheon Presentation Dr. Li Li Distinguished Engineer June 28, 2016 Outline Evolution of Internet The Promise of Internet
More informationSupport Triangle rendering with texturing: used for bitmap rotation, transformation or scaling
logibmp Bitmap 2.5D Graphics Accelerator March 12 th, 2015 Data Sheet Version: v2.2 Xylon d.o.o. Fallerovo setaliste 22 10000 Zagreb, Croatia Phone: +385 1 368 00 26 Fax: +385 1 365 51 67 E-mail: support@logicbricks.com
More information