Exercise 2-3. Addressing EXERCISE OBJECTIVES

Size: px
Start display at page:

Download "Exercise 2-3. Addressing EXERCISE OBJECTIVES"

Transcription

1 Exercise 2-3 Addressing EXERCISE OBJECTIVES Upon completion of this exercise, you will understand the function that of address generation unit within a DSP and the specialized addressing modes that it offers. DISCUSSION A processor uses an address to identify specific memory storage spaces (such as a DARAM memory element or a peripheral register). An address in fact becomes the name of a certain location. The address is used any time that the processor is required to write an operand to or read an operand from the location. Addressing is the means by which operand locations are specified to the processor when a read or write is executed. Many addressing modes exist. Depending on the addressing mode used with an instruction, an operand could be fetched directly from an internal memory address or from a register. 2-51

2 The most common types of addressing found in DSPs are: implied addressing direct addressing immediate (short and long) addressing indirect addressing circular addressing Different types of DSPs offer a variety of different addressing modes. The type of addressing used with an instruction influences program flexibility and performance. Certain types of addressing were meant only to be used for specific situations and others are restricted for use by a small processor instruction subset. Implied addressing is when the operand addresses are implied by the instruction. An example of a 'C50 instruction that uses implied addressing is: ADDB This instruction adds the ACC and ACCB registers together. ACC and ACCB are thus the implied operands for the instruction. Direct addressing encodes operand address within the instruction word or within a word following the instruction word. An Example of Direct Addressing with One Program Word Instruction Opcode Machine Code Partially Encoded Operand Address 7 bits wide The direct addressing used within the TMS320C50 is known as paged memorydirect addressing. When the instruction word is executed, the encoded 7-bit address is concatenated with the upper 9 bits of the address held in a status and control register. Direct addressing encodes the operand address within the instruction word or within a word following the instruction word. An Example of Direct Addressing with Two Program Words 2-52

3 Instruction Opcode Machine Code Encoded Operand Address Memory-direct and register-direct addressing are other forms of direct addressing. Both use a second word following the instruction word and which encodes the operand address. Processors using paged memory-direct addressing have data memory divided up into memory pages. Each memory page corresponds to a section of memory. A special register (known in the 'C50 as the Data Page pointer, DP) stores the number of the current memory page. In the case of the 'C50, the DP points to one of 512 possible data pages. Each page containing 128 words. 2-53

4 Direct addressing within the TMS320C50 requires that the 7 lower bits of the data memory address be encoded within the instruction word. When the word is executed, the 9 bits from the Data memory Page pointer (DP) are concatenated with the 7 bits encoded within the instruction word. The operation forms the full 16-bit data memory address of the operand. Assume the 9-bit Data memory Page pointer (DP) of a DSP held the value 126 (7E h). The 7 lower bits of the addressed dma encoded within an instruction word were equal to 43 h. What is the data memory address that the instruction word requires? a. 3F43 h b. 00C1 h c. 867E h d. 7E43 h Example of Short Immediate Addressing in the TMS320C50 DSP. ADD #05Ah ADD Opcode A h Operand Known as short immediate addressing, the type of addressing shown encodes the operand into the instruction word. 2-54

5 Example of Long Immediate Addressing in the TMS320C50 DSP. ADD #0B948h ADD Opcode B948 h Operand Known as long immediate addressing, the type of addressing shown encodes the operand into a second word that follows the instruction word. DSPs use indirect and circular addressing to manage operand address sets. These are required when performing repetitive calculations on data series. The series are often stored sequentially in memory. DSPs include an Address Generation Unit (AGU). The AGU is dedicated to the calculation of addresses for the different types of addressing modes. 2-55

6 The AGU has its own separate arithmetic unit, AGU arithmetic is independent of the CALU. All address calculations take place in parallel with instruction execution. The incorporation of an Address Generation Unit (AGU) within a DSP allows arithmetic processing to proceed at maximum speed while multiple instruction operands are specified. The figure shows the Auxiliary Register Arithmetic Unit (ARAU) of the TMS320C50 ('C50). The 'C50 AGU has eight memory-mapped auxiliary registers, identified AR0 through AR7. The registers can be used for storing addresses or temporary data. Indirect and circular addressing require the use of some of the Auxiliary Registers (AR0 to AR7). Within the ST0 register of the TMS320C50 is a 3-bit field identified as ARP, the Auxiliary Register Pointer. ARP is a 3-bit wide field that holds a value between 0 and 7. The field specifies the current auxiliary register (AR0 to AR7) being used for indirect-register addressing. Once the appropriate registers have been configured, the AGU provides the necessary operand address required by the processor for the execution of an instruction. As stated previously, the address generation unit operations are executed in parallel with the CALU arithmetic instructions. 2-56

7 Any location in data memory can be read from or written to using an address contained in an Auxiliary Register (AR0 to AR7). To select the specific AR used to address data memory, the Auxiliary Register Pointer (ARP) must be loaded with the value of the AR (0 to 7) to be used. The ARP points to the current auxiliary register used to address memory. When an assembler instruction supporting indirect addressing, such as, the TMS320C50 DSP addition (ADD) instruction: ADD * is executed, the processor fetches the data memory address from the correct auxiliary register (which is pointed to by ARP). In this example, ARP is equal to 2 and so the current auxiliary register is AR2. When an assembler instruction supporting and using indirect addressing is executed, the address for the operand will be fetched from AR2. Many DSP applications manage data buffers. Circular addressing, also known as modulo addressing, is used to manage circular buffers. 2-57

8 In real-time applications such as the ones executed by DSPs, the programmer must determine the size of the data buffer and then must set aside a portion of memory for the buffer. The data buffers implemented on DSPs generally use a first-in, first-out (FIFO) protocol. This means that the first values that are written to the buffer will be the first values read out of the buffer. For the programmer to manage data into and out of the buffer, two address pointers must be maintained (in the case of the 'C50, two auxiliary registers are used as the pointers). One of the pointers, the read pointer, indicates the current value to be read from the buffer. The second pointer, the write pointer, indicates the current location to write a new value to in the buffer. 2-58

9 After each read or write operation in a FIFO buffer with linear addressing the corresponding pointer moves down (increments to the next location in the buffer). Once the pointers have advanced to the end of the buffer they must be reset to point back to the beginning of the buffer. In a FIFO buffer with circular addressing, after the read or the write pointer reaches the end of the buffer it automatically advances to the start of the buffer. The automated end-of-buffer verification and advance-to-start-of-buffer operation (usually automated by the AGU) make the buffer appear circular to the programmer. Many DSP processors provide a form of circular addressing. However, the facility of use and the mechanisms used to control it vary from DSP to DSP. The approach taken to implement circular addressing in the TMS320C50 is to use start and end address registers. The registers, respectively named CBSR1 and CBER1, hold the start and end addresses for the circular buffer. 2-59

10 The AGU of the 'C50 takes charge of determining whether one of the write or read pointers is at the end of the buffer or at the beginning. The AGU, thus automates the end-of-buffer verification and advance to start-ofbuffer operation. Circular addressing is indirect addressing, however, with added circular buffer management. TMS320C50 Instructions... MAR *, AR3 LAR AR3, #0984h... ADD *+, 0, AR0... Data buffers are often used and always implemented with indirect addressing (circular and linear). Processors require two additional elements to be specified within the indirect address field of an instruction when indirect addressing is used: & The content of the current AR can be incremented, decremented or it can stay unchanged. The change to be implemented must be specified. E.g., Increment by 1: AR3 = 0984h, AR3 + 1 = 0985h. & Whether the Auxiliary Register Pointer ARP should be updated to another AR or should stay the same must be specified in the indirect address field of the instruction. E.g., Update ARP from AR3 to AR0. If the start address for a circular buffer is 0980h, the end address is 09E4h and the current address of the read pointer is 09E4h then what is the next address that the read pointer will have? a. 09E5 h b h c. 09E3 h d h Most addressing modes covered in this section involve attaching a second word to the instruction word. These addressing modes thus require two program words to be stored in memory, increasing program size and slowing execution time. 2-60

11 To remedy the effects of so called long addressing modes (2 program words in length) many processors offer short versions of some of their addressing modes, or simply put, short addressing modes. Short addressing modes use only one program word to specify both the instruction and the address. However, by so doing, the range of addresses that can be specified is shortened. PROCEDURE Addressing Mode Initialization In this procedure section, you will initialize the direct and indirect addressing mode registers of the 'C50 ARAU. As well, you will witness the effect of an uninitialized circular buffer in a program that requires its use. * 1. Open the assembler ex2_3.asm file inside of an ASCII text editor. * 2. Read the description of the program and familiarize yourself with the Initialization Sequence and Main code. Points of interest that should be noted are: & The program stores in DSP memory the last 16 samples received from the CODEC. It calculates the average value of these samples. The average is sent to the ANALOG OUTPUT. & There are three types of addressing used within the program: direct, indirect, and circular addressing. 2-61

12 & The ARAU register initializations, required to correctly address instruction operands, have been left out of the code. E.g., circular buffer register (CBSR1, CBER1, CBCR) have not been initialized. & Labels (Circular, Indirect, and Direct) given in the source code indicate where the ARAU register initialization instructions should be located. Note: Before using the C5x VDE please make certain the circuit board power source is turned ON, and that the serial connection is present between the host computer and the DIGITAL SIGNAL PROCESSOR circuit block labeled SERIAL PORT. * 3. Open the C5x VDE. * 4. Using the C5x VDE, load the ex2_3.dsk program into the DSP. * 5. Open a memory display window with the following display options: Address: XN0 Type: Data Memory Display Format: Signed Integer The ex. 2-3 program dedicates labeled dma XN0 to XN15 for storage of the most recent 16 samples received by the DSP. The samples are transmitted by the CODEC which converted the signal received from its ANALOG INPUT. * 6. Using the C5x VDE, set a breakpoint at the program memory address labeled INDIRECT. Set another breakpoint at the program memory address labeled DIRECT. 2-62

13 * 7. Execute the C5x VDE RUN command. All code located before the labeled instruction line is executed, this includes DSP initializations (apart for the ARAU unit). The instruction execution line (yellow) has stopped at the indirect breakpoint. See HELP Unit 02 shelp15 The following instructions, located in the main program code, use indirect addressing: SACL *+, 0, AR0 ADD *+, 0, AR0 For these instructions to execute properly certain indirect addressing registers (AR0 and ARP) must be initialized. * 8. Using the C5x VDE, edit AR0 register to make it point towards the dma labeled XN0. AR0 is used for indirect addressing. * 9. Using the C5x VDE, edit the content of the Auxiliary Register Pointer (ARP). Make ARP point towards auxiliary register 0 (AR0). You have now initialized the ARAU for indirect addressing as used by this program. * 10. Execute the C5x VDE RUN command. The instruction execution line (yellow) will stop at the breakpoint labeled DIRECT. See HELP Unit 02 shelp16 The following instruction, located in the main program code, uses direct addressing: SACL 10 h A direct addressing register the Data Page pointer (DP) used by the above instruction must be initialized. In fact, this instruction uses paged memorydirect addressing. * 11. Using the C5x VDE, edit the contents of the DP bits. Set the Data Page pointer (DP) to the data page starting on 0x0980h (change the content of DP to 0x0980). It is, among others, the data memory address labeled OUTPUT that is found on this data page. 2-63

14 Note that after making the change to DP, register ST0 is shown as modified (highlighted in red). ST0 is modified because the Data Page pointer bits (DP) are held in the ST0 register status and control register. You have now initialized the ARAU for paged memory-direct addressing with the averaging program. * 12. Using the STEP OVER command found on the C5x VDE Toolbar, execute the following instructions: NOP CLRC INTM ZAP The execution of these last instructions completes the program initialization section. Note that we did not make any ARAU circular addressing initializations. 2-64

15 * 13. Using the C5x VDE, set a breakpoint at the AND instruction found within the RECEIVE subroutine. This is one of the instructions which precedes the TRANSMIT subroutine label. $&& ö ìè M Löí ;1õìè Lô ìèøì ö ;1íø;1ìøïïïø;1ìè ìç * 14. Execute the RUN command found on the C5x VDE Toolbar. The RECEIVE subroutine will be entered and executed once a sample sent by the CODEC is received by the DSP. The RECEIVE subroutine when property initialized for indirect, direct, and circular addressing, computes the average of the 16 samples stored in data memory addresses XN0 TO XN15. Recall that the circular addressing initialization has not yet been made. * 15. Using the Windows calculator or a hand-held calculator, add the contents of the dma labeled XN0 to XN15 and divide the sum by 16 (averaging the samples). Is your calculated average value equal to the contents of the accumulator register? * Yes * No 2-65

16 The accumulator contents do not equal the average of the contents of the dma labeled XN0 to XN15. The RECEIVE subroutine begins calculating the average at XN1. This is because AR0 is used (and auto-incremented by the SACL instruction) to load XN0 with the most recent value received from the CODEC. However, as stated previously, the circular buffer was not initialized. When the indirect read pointer AR0 was auto-incremented from XN15, it went to OUTPUT. In a properly initialized circular buffer AR0 would have pointed to XN0 after the increment. Therefore, the averaging process added XN1 to XN15 and the dma labeled OUTPUT. In data memory, OUTPUT is found immediately after the dma labeled XN15. If the circular buffer had been initialized, when the averaging process had finished adding XN15 to the accumulator the next value to be added would have been XN0. Circular Addressing Initialization In this procedure section, you will initialize the circular buffer so that the averaging program may be used properly. 2-66

17 * 16. Edit the Program Counter (PC) register to the program memory address 0x0A80 h. Using the C5x VDE, STEP OVER the Dis-Assembly window instructions until the instruction execution line (yellow) is over the instruction labeled CIRCULAR. SACL *+, 0, AR0 ADD *+, 0, AR0 The above instructions address indirectly data (XN0 to XN15) that must be held in a circular buffer. The circular addressing registers (CBCR, CBSR1, CBER1) must be initialized. 2-67

18 * 17. Edit Circular Buffer 1 Start Register (CBSR1) to the first data memory address belonging to the circular buffer (XN0). * 18. Edit Circular Buffer 1 End Register (CBER1) to the last data memory address belonging to the circular buffer (XN15). * 19. Edit the Circular buffer 1 Auxiliary Register bits (CAR1) to AR0. This makes circular buffer 1 use auxiliary register 0 (AR0) as the pointer for the buffer elements. Note that after making the change to the CAR1 bits the CBCR register is also shown as modified (written in red within the C5x VDE). The Circular buffer 1 Auxiliary Register bits (CAR1) are located within the CBCR register. * 20. Enable circular buffer 1 by setting the circular buffer 1 enable bit (CENB1). Note that after making the change to the CENB1 bit the CBCR register is also shown as modified (written in red within the C5x VDE). The circular buffer 1 enable bit (CENB1) is located within the CBCR register. * 21. Execute the C5x VDE RUN command. The instruction execution line (yellow) found within the Dis-Assembly window will stop at the breakpoint labeled INDIRECT. * 22. Using the C5x VDE, edit AR0 to make it point towards the dma labeled XN

19 * 23. Using the C5x VDE, edit the content of the Auxiliary Register Pointer (ARP). Make ARP point towards auxiliary register 0 (AR0). You have now re-initialized the ARAU for indirect addressing with the averaging program. The ARAU for direct addressing has been initialized. * 24. Using the C5x VDE STEP OVER command, execute the following instructions lines: NOP CLRC INTM ZAP * 25. Execute the RUN command found on the C5x VDE Toolbar. The RECEIVE subroutine is entered and executed every time a sample sent by the CODEC is received by the DSP. ö ìè M Löí ;1õìè Lô ìèøì ö ;1íø;1ìøïïïø;1ìè ìç The RECEIVE subroutine computes the average of the 16 samples stored in data memory addresses XN0 to XN15. * 26. Using the Windows calculator or a hand-held calculator, add the contents, once again, of the dma labeled XN0 to XN15 and divide the sum by 16 (this averages the samples). Is your calculated average value equal to the contents of the accumulator register? * Yes * No Having initialized the circular buffer the averaging operation now properly executes. * 27. End the C5x VDE session. Running the Averaging Program In this procedure section, you will make the necessary initialization corrections to the averaging program source code. You will verify, using a function generator and an oscilloscope, if the ex2_3.asm program correctly makes a 16-point average. 2-69

20 * 28. Locate within the ex2_3 source file, opened inside of an ASCII text editor, the source statement labeled Circular:. * 29. Make the NOP instruction a comment (by placing a semi-colon in front of it) and remove the semi-colons from in front of the three commented SPLK instructions. These three added lines of source code initialize the CBSR1, CBER1 and CBCR registers. The source statements initialize the circular buffer. * 30. Locate within the ex2_3 source file the source statement labeled Indirect:. * 31. Make the NOP instruction a comment (by placing a semi-colon in front of it) and remove the semi-colon from in front of the two commented instructions (LAR and MAR). The added lines of source code initialize the AR0 and ARP registers. These are the source statements that initialize indirect addressing. * 32. Locate within the ex2_3 source file the source statement labeled Direct: * 33. Make the NOP instruction a comment (by placing a semi-colon in front of it) and remove the semi-colon from in front of the LDP instruction. The added source code initializes the DP bits located within status and control register ST0. This source statement initializes direct addressing. * 34. Save the modified source file to your personal student folder as: ex2_3v2.asm * 35. Assemble the file, from within your student folder. Execute within the student folder the following command at a DOS prompt: c:\lv91027\bin\dsk5a.exe ex2_3v2.asm -l You have now assembled the corrected averaging DSP file. * 36. Open the C5x VDE. * 37. Using the C5x VDE, load the ex2_3v2.dsk file into the DSP. 2-70

21 * 38. Execute the RUN command found on the C5x VDE Toolbar. * 39. Make the following connections: Connect the OUTPUT of a function generator to a BNC tee adaptor. The adapter divides the signal in two. Connect the function generator signal to CHANNEL 1 of an oscilloscope and to the ANALOG INPUT of the CODEC circuit block located on the DIGITAL SIGNAL PROCESSOR. Connect the ANALOG OUTPUT of the CODEC circuit block to the CHANNEL 2 input of the oscilloscope. * 40. Make the following settings on the function generator: Function generated sinusoidal Frequency Hz Amplitude VPP Offset VDC * 41. Adjust the oscilloscope as follows: Time Base ms/div Channel V/DIV (DC coupled) Channel V/DIV (DC coupled) You should observe the superposition of two sinusoidal waveforms on the oscilloscope display. One of the waveforms will be less than the amplitude of the other. 2-71

22 The smallest amplitude waveform corresponds to the averaged signal received from the ANALOG OUTPUT of the CODEC circuit block located on the DIGITAL SIGNAL PROCESSOR. * 42. Vary the frequency and the type of function generated by the function generator. Observe the results. * 43. End the C5x VDE session. CONCLUSION & An address is used any time that the processor is required to write an operand to or read an operand from a location. & Addressing is the means by which operand locations are specified to the processor when a read or write instruction is executed. & Certain types of addressing are meant to be used for certain specific situations and others are restricted for use by a small processor instruction subset. & The type of addressing used with an instruction influences program flexibility and performance. & DSPs include an Address Generation Unit (AGU), it is dedicated to calculating addresses. All address calculations take place in parallel with instruction execution. REVIEW QUESTIONS 1. Which of the following choices is not a location that can be addressed using an addressing mode? a. external program memory address 2C05h b. internal data memory address 0983h c. data bus d. accumulator register 2. Assume that a certain DSP using direct paged-memory addressing has 512 data pages each containing 128 words. If the current data page is 42d (DP = 42d) then which of the following addresses can be directly addressed by an instruction word? a h b h c h d h 2-72

23 3. Which of the following is true of a short addressing mode? a. A second word is attached to the instruction word. b. The range of addresses that can be specified is reduced. c. When short addressing is used program size is increased. d. When short addressing is used program execution time is slowed. 4. Where is the data memory address of an indirectly addressed operand stored? a. It is held in the accumulator. b. It is stored in data memory. c. It is stored in a memory-mapped Auxiliary Register of the AGU. d. It is encoded in the instruction word. 5. Which of the following choices does not describe an operation performed by an AGU managing a circular buffer? a. Read and write pointer update. b. Send the current circularly addressed dma to the accumulator. c. Verify if the read or write pointers are at the end of the buffer. d. None of the above. 2-73

Exercise 1-2. The Assembler and Debugger EXERCISE OBJECTIVES

Exercise 1-2. The Assembler and Debugger EXERCISE OBJECTIVES Exercise 1-2 The Assembler and Debugger EXERCISE OBJECTIVES Upon completion of this exercise, you will understand basic DSP source file syntax. You will be able to operate the debugger that accompanies

More information

Exercise 4-1. DSP Peripherals EXERCISE OBJECTIVES

Exercise 4-1. DSP Peripherals EXERCISE OBJECTIVES Exercise 4-1 DSP Peripherals EXERCISE OBJECTIVES Upon completion of this exercise, you will be familiar with the specialized peripherals used by DSPs. DISCUSSION The peripherals found on the TMS320C50

More information

Exercise 3-1. The Program Controller EXERCISE OBJECTIVES

Exercise 3-1. The Program Controller EXERCISE OBJECTIVES Exercise 3-1 The Program Controller EXERCISE OBJECTIVES Upon completion of this exercise, you will be familiar with the function of the hardware and software features that digital signal processors have

More information

DSP VLSI Design. Addressing. Byungin Moon. Yonsei University

DSP VLSI Design. Addressing. Byungin Moon. Yonsei University Byungin Moon Yonsei University Outline Definition of addressing modes Implied addressing Immediate addressing Memory-direct addressing Register-direct addressing Register-indirect addressing with pre-

More information

Digital Signal Processor

Digital Signal Processor Student Workbook 31946-J0 Edition 2 Ê>?~Æ6J0Ä%#]Ë 3031946J00503 SECOND EDITION Second Printing, March 2005 Copyright September, 2003 Lab-Volt Systems, Inc. All rights reserved. No part of this publication

More information

ADDRESS GENERATION UNIT (AGU)

ADDRESS GENERATION UNIT (AGU) nc. SECTION 4 ADDRESS GENERATION UNIT (AGU) MOTOROLA ADDRESS GENERATION UNIT (AGU) 4-1 nc. SECTION CONTENTS 4.1 INTRODUCTION........................................ 4-3 4.2 ADDRESS REGISTER FILE (Rn)............................

More information

Digital Signal Processor

Digital Signal Processor Digital Signal Processor TMS320LF2407 Sarath S Nair Assistant Professor Amrita University ARCHITECTURE OF TMS320LF2407A The TMS320LF2407A DSP controller is a programmable

More information

7/7/2013 TIFAC CORE IN NETWORK ENGINEERING

7/7/2013 TIFAC CORE IN NETWORK ENGINEERING TMS320C50 Architecture 1 OVERVIEW OF DSP PROCESSORS BY Dr. M.Pallikonda Rajasekaran, Professor/ECE 2 3 4 Short history of DSPs 1960 DSP hardware using discrete components 1970 Monolithic components for

More information

VARDHAMAN COLLEGE OF ENGINEERING (AUTONOMOUS) Shamshabad, Hyderabad

VARDHAMAN COLLEGE OF ENGINEERING (AUTONOMOUS) Shamshabad, Hyderabad Introduction to MS-DOS Debugger DEBUG In this laboratory, we will use DEBUG program and learn how to: 1. Examine and modify the contents of the 8086 s internal registers, and dedicated parts of the memory

More information

SECTION 5 ADDRESS GENERATION UNIT AND ADDRESSING MODES

SECTION 5 ADDRESS GENERATION UNIT AND ADDRESSING MODES SECTION 5 ADDRESS GENERATION UNIT AND ADDRESSING MODES This section contains three major subsections. The first subsection describes the hardware architecture of the address generation unit (AGU); the

More information

MAHALAKSHMI ENGINEERING COLLEGE-TRICHY

MAHALAKSHMI ENGINEERING COLLEGE-TRICHY DIGITAL SIGNAL PROCESSING DEPT./SEM.: ECE-V 1. Write the applications of barrel shifter UNIT -V PART-A The barrel shifter is also used for scaling operations such as: i. Prescaling an input data-memory

More information

Lecture 5:8086 Outline: 1. introduction 2. execution unit 3. bus interface unit

Lecture 5:8086 Outline: 1. introduction 2. execution unit 3. bus interface unit Lecture 5:8086 Outline: 1. introduction 2. execution unit 3. bus interface unit 1 1. introduction The internal function of 8086 processor are partitioned logically into processing units,bus Interface Unit(BIU)

More information

Microcomputer Architecture and Programming

Microcomputer Architecture and Programming IUST-EE (Chapter 1) Microcomputer Architecture and Programming 1 Outline Basic Blocks of Microcomputer Typical Microcomputer Architecture The Single-Chip Microprocessor Microprocessor vs. Microcontroller

More information

icroprocessor istory of Microprocessor ntel 8086:

icroprocessor istory of Microprocessor ntel 8086: Microprocessor A microprocessor is an electronic device which computes on the given input similar to CPU of a computer. It is made by fabricating millions (or billions) of transistors on a single chip.

More information

General purpose registers These are memory units within the CPU designed to hold temporary data.

General purpose registers These are memory units within the CPU designed to hold temporary data. Von Neumann Architecture Single processor is used Each instruction in a program follows a linear sequence of fetch decode execute cycle Program and data are held in same main memory Stored program Concept

More information

UNIT#3. Programmable Digital Signal Processors

UNIT#3. Programmable Digital Signal Processors UNIT#3 Programmable Digital Signal Processors 3.1 Introduction: Leading manufacturers of integrated circuits such as Texas Instruments (TI), Analog devices & Motorola manufacture the digital signal processor

More information

Computer Architecture and Organization. Instruction Sets: Addressing Modes and Formats

Computer Architecture and Organization. Instruction Sets: Addressing Modes and Formats Computer Architecture and Organization Instruction Sets: Addressing Modes and Formats Addressing Modes Immediate Direct Indirect Register Register Indirect Displacement (Indexed) Stack Immediate Addressing

More information

Microcontroller. Instruction set of 8051

Microcontroller. Instruction set of 8051 UNIT 2: Addressing Modes and Operations: Introduction, Addressing modes, External data Moves, Code Memory, Read Only Data Moves / Indexed Addressing mode, PUSH and POP Opcodes, Data exchanges, Example

More information

Class Notes. Dr.C.N.Zhang. Department of Computer Science. University of Regina. Regina, SK, Canada, S4S 0A2

Class Notes. Dr.C.N.Zhang. Department of Computer Science. University of Regina. Regina, SK, Canada, S4S 0A2 Class Notes CS400 Part VI Dr.C.N.Zhang Department of Computer Science University of Regina Regina, SK, Canada, S4S 0A2 C. N. Zhang, CS400 83 VI. CENTRAL PROCESSING UNIT 1 Set 1.1 Addressing Modes and Formats

More information

Chapter 2 Instruction Set Architecture

Chapter 2 Instruction Set Architecture Chapter 2 Instruction Set Architecture Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge of mathematics, science and engineering

More information

William Stallings Computer Organization and Architecture 8 th Edition. Chapter 11 Instruction Sets: Addressing Modes and Formats

William Stallings Computer Organization and Architecture 8 th Edition. Chapter 11 Instruction Sets: Addressing Modes and Formats William Stallings Computer Organization and Architecture 8 th Edition Chapter 11 Instruction Sets: Addressing Modes and Formats Addressing Modes Immediate Direct Indirect Register Register Indirect Displacement

More information

8051 Overview and Instruction Set

8051 Overview and Instruction Set 8051 Overview and Instruction Set Curtis A. Nelson Engr 355 1 Microprocessors vs. Microcontrollers Microprocessors are single-chip CPUs used in microcomputers Microcontrollers and microprocessors are different

More information

Chapter 5. Computer Architecture Organization and Design. Computer System Architecture Database Lab, SANGJI University

Chapter 5. Computer Architecture Organization and Design. Computer System Architecture Database Lab, SANGJI University Chapter 5. Computer Architecture Organization and Design Computer System Architecture Database Lab, SANGJI University Computer Architecture Organization and Design Instruction Codes Computer Registers

More information

UNIT-II. Part-2: CENTRAL PROCESSING UNIT

UNIT-II. Part-2: CENTRAL PROCESSING UNIT Page1 UNIT-II Part-2: CENTRAL PROCESSING UNIT Stack Organization Instruction Formats Addressing Modes Data Transfer And Manipulation Program Control Reduced Instruction Set Computer (RISC) Introduction:

More information

MICROPROGRAMMED CONTROL

MICROPROGRAMMED CONTROL MICROPROGRAMMED CONTROL Hardwired Control Unit: When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be hardwired. Micro programmed

More information

ADVANCE MICROPROCESSOR & INTERFACING

ADVANCE MICROPROCESSOR & INTERFACING VENUS INTERNATIONAL COLLEGE OF TECHNOLOGY Gandhinagar Department of Computer Enggineering ADVANCE MICROPROCESSOR & INTERFACING Name : Enroll no. : Class Year : 2014-15 : 5 th SEM C.E. VENUS INTERNATIONAL

More information

Question Bank Microprocessor and Microcontroller

Question Bank Microprocessor and Microcontroller QUESTION BANK - 2 PART A 1. What is cycle stealing? (K1-CO3) During any given bus cycle, one of the system components connected to the system bus is given control of the bus. This component is said to

More information

9/25/ Software & Hardware Architecture

9/25/ Software & Hardware Architecture 8086 Software & Hardware Architecture 1 INTRODUCTION It is a multipurpose programmable clock drive register based integrated electronic device, that reads binary instructions from a storage device called

More information

Code segment Stack segment

Code segment Stack segment Registers Most of the registers contain data/instruction offsets within 64 KB memory segment. There are four different 64 KB segments for instructions, stack, data and extra data. To specify where in 1

More information

SCRAM Introduction. Philipp Koehn. 19 February 2018

SCRAM Introduction. Philipp Koehn. 19 February 2018 SCRAM Introduction Philipp Koehn 19 February 2018 This eek 1 Fully work through a computer circuit assembly code Simple but Complete Random Access Machine (SCRAM) every instruction is 8 bit 4 bit for op-code:

More information

Intel 8086 MICROPROCESSOR. By Y V S Murthy

Intel 8086 MICROPROCESSOR. By Y V S Murthy Intel 8086 MICROPROCESSOR By Y V S Murthy 1 Features It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 2 20 memory locations (1 MB). It can support up to 64K I/O ports. It provides 14,

More information

C86 80C88 DS-186

C86 80C88 DS-186 MCS-86 8086 8088 80C86 80C88 Ceibo In-Circuit Emulator Supporting MCS-86: DS-186 http://ceibo.com/eng/products/ds186.shtml www.ceibo.com Chapter 1 Introduction Manual Organization 8086 Family Architecture

More information

CPU ARCHITECTURE. QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system.

CPU ARCHITECTURE. QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system. CPU ARCHITECTURE QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system. ANSWER 1 Data Bus Width the width of the data bus determines the number

More information

TMS320C3X Floating Point DSP

TMS320C3X Floating Point DSP TMS320C3X Floating Point DSP Microcontrollers & Microprocessors Undergraduate Course Isfahan University of Technology Oct 2010 By : Mohammad 1 DSP DSP : Digital Signal Processor Why A DSP? Example Voice

More information

Microcomputer Architecture..Second Year (Sem.2).Lecture(2) مدرس المادة : م. سندس العزاوي... قسم / الحاسبات

Microcomputer Architecture..Second Year (Sem.2).Lecture(2) مدرس المادة : م. سندس العزاوي... قسم / الحاسبات 1) Input/output In computing, input/output or I/O, is the communication between an information processing system (such as a computer) and the outside world, possibly a human or another information processing

More information

PSIM: Processor SIMulator (version 4.2)

PSIM: Processor SIMulator (version 4.2) PSIM: Processor SIMulator (version 4.2) by Charles E. Stroud, Professor Dept. of Electrical & Computer Engineering Auburn University July 23, 2003 ABSTRACT A simulator for a basic stored program computer

More information

William Stallings Computer Organization and Architecture

William Stallings Computer Organization and Architecture William Stallings Computer Organization and Architecture Chapter 16 Control Unit Operations Rev. 3.2 (2009-10) by Enrico Nardelli 16-1 Execution of the Instruction Cycle It has many elementary phases,

More information

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT I THE 8085 & 8086 MICROPROCESSORS. PART A (2 Marks)

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT I THE 8085 & 8086 MICROPROCESSORS. PART A (2 Marks) MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. UNIT I THE 8085 & 8086 MICROPROCESSORS PART A (2 Marks) 1. Give the significance of SIM and RIM instruction available in 8085. [NOV/DEC 2006] Instruction

More information

Assembly Language programming (1)

Assembly Language programming (1) EEE3410 Microcontroller Applications LABORATORY Experiment 1 Assembly Language programming (1) Name Class Date Class No. Marks Familiarisation and use of 8051 Simulation software Objectives To learn how

More information

SRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE EC6504 MICROPROCESSOR AND MICROCONTROLLER (REGULATION 2013)

SRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE EC6504 MICROPROCESSOR AND MICROCONTROLLER (REGULATION 2013) SRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE EC6504 MICROPROCESSOR AND MICROCONTROLLER (REGULATION 2013) UNIT I THE 8086 MICROPROCESSOR PART A (2 MARKS) 1. What are the functional

More information

Addressing Modes on the x86

Addressing Modes on the x86 Addressing Modes on the x86 register addressing mode mov ax, ax, mov ax, bx mov ax, cx mov ax, dx constant addressing mode mov ax, 25 mov bx, 195 mov cx, 2056 mov dx, 1000 accessing data in memory There

More information

Internal architecture of 8086

Internal architecture of 8086 Case Study: Intel Processors Internal architecture of 8086 Slide 1 Case Study: Intel Processors FEATURES OF 8086 It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 220 memory locations (1

More information

Addressing Modes. Immediate Direct Indirect Register Register Indirect Displacement (Indexed) Stack

Addressing Modes. Immediate Direct Indirect Register Register Indirect Displacement (Indexed) Stack Addressing Modes Addressing Modes and Formats Nizamettin AYDIN naydin@yildiz.edu.tr http://www.yildiz.edu.tr/~naydin http://akademik.bahcesehir.edu.tr/~naydin Immediate Direct Indirect Register Register

More information

Microprocessor. By Mrs. R.P.Chaudhari Mrs.P.S.Patil

Microprocessor. By Mrs. R.P.Chaudhari Mrs.P.S.Patil Microprocessor By Mrs. R.P.Chaudhari Mrs.P.S.Patil Chapter 1 Basics of Microprocessor CO-Draw Architecture Of 8085 Salient Features of 8085 It is a 8 bit microprocessor. It is manufactured with N-MOS technology.

More information

2. ADDRESSING METHODS

2. ADDRESSING METHODS 2 Addressing Methods STUDY MATERIALS ON COMPUTER ORGANIZATION (As per the curriculum of Third semester BSc Electronics of Mahatma Gandh Uniiversity) Compiled by Sam Kollannore U Lecturer in Electronics

More information

Chapter 3. Z80 Instructions & Assembly Language. Von Neumann Architecture. Memory. instructions. program. data

Chapter 3. Z80 Instructions & Assembly Language. Von Neumann Architecture. Memory. instructions. program. data Von Neumann Architecture The von Neumann architecture is a computer design model that uses a processing unit and a separate storage to hold both instructions and data To run a machine, program and data

More information

MICROPROCESSOR PROGRAMMING AND SYSTEM DESIGN

MICROPROCESSOR PROGRAMMING AND SYSTEM DESIGN MICROPROCESSOR PROGRAMMING AND SYSTEM DESIGN ROAD MAP SDK-86 Intel 8086 Features 8086 Block Diagram 8086 Architecture Bus Interface Unit Execution Unit 8086 Architecture 8086 Programmer s Model Flag Register

More information

Blog -

Blog - . Instruction Codes Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc) Modern processor is a very complex device It contains Many

More information

6.2 Instruction Set Summary

6.2 Instruction Set Summary 6.2 Instruction Set Summary This section summarizes the instruction set and instruction set opcodes for the C5x. Table 6 4 through Table 6 10 alphabetically list the C5x instructions within the following

More information

ORG ; TWO. Assembly Language Programming

ORG ; TWO. Assembly Language Programming Dec 2 Hex 2 Bin 00000010 ORG ; TWO Assembly Language Programming OBJECTIVES this chapter enables the student to: Explain the difference between Assembly language instructions and pseudo-instructions. Identify

More information

Blog - https://anilkumarprathipati.wordpress.com/

Blog - https://anilkumarprathipati.wordpress.com/ Control Memory 1. Introduction The function of the control unit in a digital computer is to initiate sequences of microoperations. When the control signals are generated by hardware using conventional

More information

Chapter 11. Instruction Sets: Addressing Modes and Formats. Yonsei University

Chapter 11. Instruction Sets: Addressing Modes and Formats. Yonsei University Chapter 11 Instruction Sets: Addressing Modes and Formats Contents Addressing Pentium and PowerPC Addressing Modes Instruction Formats Pentium and PowerPC Instruction Formats 11-2 Common Addressing Techniques

More information

Computer Organization Control Unit. Department of Computer Science Missouri University of Science & Technology

Computer Organization Control Unit. Department of Computer Science Missouri University of Science & Technology Control Unit Department of Computer Science Missouri University of Science & Technology hurson@mst.edu 1 Note, this unit will be covered in three lectures. In case you finish it earlier, then you have

More information

FIFTH SEMESTER B.TECH DEGREE EXAMINATION MODEL TEST QUESTION PAPER, NOVEMBER CS 305: Microprocessor and Microcontrollers PART A

FIFTH SEMESTER B.TECH DEGREE EXAMINATION MODEL TEST QUESTION PAPER, NOVEMBER CS 305: Microprocessor and Microcontrollers PART A Reg No Name FIFTH SEMESTER B.TECH DEGREE EXAMINATION MODEL TEST QUESTION PAPER, NOVEMBER 2017 CS 305: Microprocessor and Microcontrollers Max. Marks: 100 Duration: 3 Hours PART A Answer all questions.

More information

EE201A Presentation. Memory Addressing Organization for Stream-Based Reconfigurable Computing

EE201A Presentation. Memory Addressing Organization for Stream-Based Reconfigurable Computing EE201A Presentation Memory Addressing Organization for Stream-Based Reconfigurable Computing Team member: Chun-Ching Tsan : Smart Address Generator - a Review Yung-Szu Tu : TI DSP Architecture and Data

More information

UNIT II SYSTEM BUS STRUCTURE 1. Differentiate between minimum and maximum mode 2. Give any four pin definitions for the minimum mode. 3. What are the pins that are used to indicate the type of transfer

More information

The Instruction Set. Chapter 5

The Instruction Set. Chapter 5 The Instruction Set Architecture Level(ISA) Chapter 5 1 ISA Level The ISA level l is the interface between the compilers and the hardware. (ISA level code is what a compiler outputs) 2 Memory Models An

More information

Sunday, April 25, 2010

Sunday, April 25, 2010 Sunday, April 25, 2010 BSNL TTA EXAM MICRO PROCESSER BSNL TTA EXAM MICRO PROCESSER 1. A 32-bit processor has (a) 32 registers (b) 32 I/O devices (c) 32 Mb of RAM (d) a 32-bit bus or 32-bit registers 2.

More information

Assembly Language Programming of 8085

Assembly Language Programming of 8085 Assembly Language Programming of 8085 Topics 1. Introduction 2. Programming model of 8085 3. Instruction set of 8085 4. Example Programs 5. Addressing modes of 8085 6. Instruction & Data Formats of 8085

More information

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: 1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip that has computing and decision making capabilities similar to central processing unit

More information

Question Bank Part-A UNIT I- THE 8086 MICROPROCESSOR 1. What is microprocessor? A microprocessor is a multipurpose, programmable, clock-driven, register-based electronic device that reads binary information

More information

(2) Explain the addressing mode of OR What do you mean by addressing mode? Explain diff. addressing mode for 8085 with examples.

(2) Explain the addressing mode of OR What do you mean by addressing mode? Explain diff. addressing mode for 8085 with examples. (1) Explain instruction format and Opcode format of 8085 μp with example. OR With help of examples, explain the formation of opcodes of 8085 OR What is an instruction? List type of instruction based on

More information

Module 5 - CPU Design

Module 5 - CPU Design Module 5 - CPU Design Lecture 1 - Introduction to CPU The operation or task that must perform by CPU is: Fetch Instruction: The CPU reads an instruction from memory. Interpret Instruction: The instruction

More information

DSP VLSI Design. Instruction Set. Byungin Moon. Yonsei University

DSP VLSI Design. Instruction Set. Byungin Moon. Yonsei University Byungin Moon Yonsei University Outline Instruction types Arithmetic and multiplication Logic operations Shifting and rotating Comparison Instruction flow control (looping, branch, call, and return) Conditional

More information

FALSIM. FALSIM is the name of the software application which consists of the FALCON-A assembler and the FALCON-A simulator. It runs under Windows XP.

FALSIM. FALSIM is the name of the software application which consists of the FALCON-A assembler and the FALCON-A simulator. It runs under Windows XP. Lecture Handouts Computer Architecture Appendix Reading Material Handouts Summary 1. Introduction to FALSIM 2. Preparing source files for FALSIM 3. Using FALSIM 4. FALCON-A assembly language techniques

More information

EE 5340/7340 Motorola 68HC11 Microcontroler Lecture 1. Carlos E. Davila, Electrical Engineering Dept. Southern Methodist University

EE 5340/7340 Motorola 68HC11 Microcontroler Lecture 1. Carlos E. Davila, Electrical Engineering Dept. Southern Methodist University EE 5340/7340 Motorola 68HC11 Microcontroler Lecture 1 Carlos E. Davila, Electrical Engineering Dept. Southern Methodist University What is Assembly Language? Assembly language is a programming language

More information

Computer Organization and Technology Processor and System Structures

Computer Organization and Technology Processor and System Structures Computer Organization and Technology Processor and System Structures Assoc. Prof. Dr. Wattanapong Kurdthongmee Division of Computer Engineering, School of Engineering and Resources, Walailak University

More information

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015 Advanced Parallel Architecture Lesson 3 Annalisa Massini - 2014/2015 Von Neumann Architecture 2 Summary of the traditional computer architecture: Von Neumann architecture http://williamstallings.com/coa/coa7e.html

More information

Microcontrollers. Microcontroller

Microcontrollers. Microcontroller Microcontrollers Microcontroller A microprocessor on a single integrated circuit intended to operate as an embedded system. As well as a CPU, a microcontroller typically includes small amounts of RAM and

More information

Section 3. Data Memory

Section 3. Data Memory Section 3. Data Memory HIGHLIGHTS This section of the manual contains the following topics: 3.1 Introduction... 3-2 3.2 Data Space Address Generator Units (AGUs)... 3-5 3.3 Modulo Addressing... 3-7 3.4

More information

SN8F5000 Family Instruction Set

SN8F5000 Family Instruction Set SONiX Technology Co., Ltd. 8051-based Microcontroller 1 Overview SN8F5000 is 8051 Flash Type microcontroller supports comprehensive assembly instructions and which are fully compatible with standard 8051.

More information

Digital System Design Using Verilog. - Processing Unit Design

Digital System Design Using Verilog. - Processing Unit Design Digital System Design Using Verilog - Processing Unit Design 1.1 CPU BASICS A typical CPU has three major components: (1) Register set, (2) Arithmetic logic unit (ALU), and (3) Control unit (CU) The register

More information

Chapter Three Addressing Mode MOV AX, BX

Chapter Three Addressing Mode MOV AX, BX Chapter Three The 8086 The 8086 When the 8086 executes an instruction, it performs the specified function on data. The data are called its operands and may be part of the instruction reside in one of the

More information

Basic characteristics & features of 8086 Microprocessor Dr. M. Hebaishy

Basic characteristics & features of 8086 Microprocessor Dr. M. Hebaishy Basic characteristics & features of 8086 Microprocessor Dr. M. Hebaishy Digital Logic Design Ch1-1 8086 Microprocessor Features: The 8086 microprocessor is a 16 bit microprocessor. The term 16 bit means

More information

Chapter 3 Machine Instructions & Programs. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Chapter 3 Machine Instructions & Programs. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Chapter 3 Machine Instructions & Programs Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Numbers, Arithmetic Operations, and Characters Memory Locations

More information

VIII. DSP Processors. Digital Signal Processing 8 December 24, 2009

VIII. DSP Processors. Digital Signal Processing 8 December 24, 2009 Digital Signal Processing 8 December 24, 2009 VIII. DSP Processors 2007 Syllabus: Introduction to programmable DSPs: Multiplier and Multiplier-Accumulator (MAC), Modified bus structures and memory access

More information

Transfer of Control. Lecture 10 JMP. JMP Formats. Jump Loop Homework 3 Outputting prompts Reading single characters

Transfer of Control. Lecture 10 JMP. JMP Formats. Jump Loop Homework 3 Outputting prompts Reading single characters Lecture 10 Jump Loop Homework 3 Outputting prompts Reading single characters Transfer of Control The CPU loads and executes programs sequentially. You d like to be able to implement if statements, gotos,

More information

Computer Organization & Assembly Language Programming. CSE 2312 Lecture 15 Addressing and Subroutine

Computer Organization & Assembly Language Programming. CSE 2312 Lecture 15 Addressing and Subroutine Computer Organization & Assembly Language Programming CSE 2312 Lecture 15 Addressing and Subroutine 1 Sections in 8088 Code TEXT section, for the processor instructions. DATA section for the initialization

More information

Basics of Microprocessor

Basics of Microprocessor Unit 1 Basics of Microprocessor 1. Microprocessor Microprocessor is a multipurpose programmable integrated device that has computing and decision making capability. This semiconductor IC is manufactured

More information

M. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60

M. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60 M. Sc (CS) (II Semester) Examination, 2012-13 Subject: Computer System Architecture Paper Code: M.Sc-CS-203 Time: Three Hours] [Maximum Marks: 60 Note: Question Number 1 is compulsory. Answer any four

More information

Computer Organization

Computer Organization Computer Organization (Instruction set Architecture & Assembly Language Programming) KR Chowdhary Professor & Head Email: kr.chowdhary@gmail.com webpage: krchowdhary.com Department of Computer Science

More information

Lecture 5: Computer Organization Instruction Execution. Computer Organization Block Diagram. Components. General Purpose Registers.

Lecture 5: Computer Organization Instruction Execution. Computer Organization Block Diagram. Components. General Purpose Registers. Lecture 5: Computer Organization Instruction Execution Computer Organization Addressing Buses Fetch-Execute Cycle Computer Organization CPU Control Unit U Input Output Memory Components Control Unit fetches

More information

Chapter 16. Control Unit Operation. Yonsei University

Chapter 16. Control Unit Operation. Yonsei University Chapter 16 Control Unit Operation Contents Micro-Operation Control of the Processor Hardwired Implementation 16-2 Micro-Operations Micro-Operations Micro refers to the fact that each step is very simple

More information

CC411: Introduction To Microprocessors

CC411: Introduction To Microprocessors CC411: Introduction To Microprocessors OBJECTIVES this chapter enables the student to: Describe the Intel family of microprocessors from 8085 to Pentium. In terms of bus size, physical memory & special

More information

STRUCTURE OF DESKTOP COMPUTERS

STRUCTURE OF DESKTOP COMPUTERS Page no: 1 UNIT 1 STRUCTURE OF DESKTOP COMPUTERS The desktop computers are the computers which are usually found on a home or office desk. They consist of processing unit, storage unit, visual display

More information

1 Introduction to MARS

1 Introduction to MARS 1 Introduction to MARS 1.1 Objectives After completing this lab, you will: Get familiar with the MARS simulator Learn how to assemble, run, and debug a MIPS program 1.2 The MARS Simulator MARS, the MIPS

More information

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015 Advanced Parallel Architecture Lesson 3 Annalisa Massini - Von Neumann Architecture 2 Two lessons Summary of the traditional computer architecture Von Neumann architecture http://williamstallings.com/coa/coa7e.html

More information

Lecture 04: Machine Instructions

Lecture 04: Machine Instructions CSCI2510 Computer Organization Lecture 04: Machine Instructions Ming-Chang YANG mcyang@cse.cuhk.edu.hk Reading: Chap. 2.3~2.4, 2.10~2.11 Recall: Instructions & Program A computer is governed by instructions.

More information

INTRODUCTION OF MICROPROCESSOR& INTERFACING DEVICES Introduction to Microprocessor Evolutions of Microprocessor

INTRODUCTION OF MICROPROCESSOR& INTERFACING DEVICES Introduction to Microprocessor Evolutions of Microprocessor Course Title Course Code MICROPROCESSOR & ASSEMBLY LANGUAGE PROGRAMMING DEC415 Lecture : Practical: 2 Course Credit Tutorial : 0 Total : 5 Course Learning Outcomes At end of the course, students will be

More information

CHAPTER ASSEMBLY LANGUAGE PROGRAMMING

CHAPTER ASSEMBLY LANGUAGE PROGRAMMING CHAPTER 2 8051 ASSEMBLY LANGUAGE PROGRAMMING Registers Register are used to store information temporarily: A byte of data to be processed An address pointing to the data to be fetched The vast majority

More information

Assembly Language programming (2)

Assembly Language programming (2) EEE3410 Microcontroller Applications LABORATORY Experiment 2 Assembly Language programming (2) Name Class Date Class No. Marks Arithmetic, Logic and Jump instructions Objectives To learn and practice the

More information

Computer Architecture Programming the Basic Computer

Computer Architecture Programming the Basic Computer 4. The Execution of the EXCHANGE Instruction The EXCHANGE routine reads the operand from the effective address and places it in DR. The contents of DR and AC are interchanged in the third microinstruction.

More information

TMS320C5x Interrupt Response Time

TMS320C5x Interrupt Response Time TMS320 DSP DESIGNER S NOTEBOOK TMS320C5x Interrupt Response Time APPLICATION BRIEF: SPRA220 Jeff Beinart Digital Signal Processing Products Semiconductor Group Texas Instruments March 1993 IMPORTANT NOTICE

More information

CS/EE 260. Digital Computers Organization and Logical Design

CS/EE 260. Digital Computers Organization and Logical Design CS/EE 260. Digital Computers Organization and Logical Design David M. Zar Computer Science and Engineering Department Washington University dzar@cse.wustl.edu http://www.cse.wustl.edu/~dzar/class/260 Digital

More information

EXPERIMENT WRITE UP. LEARNING OBJECTIVES: 1. Get hands on experience with Assembly Language Programming 2. Write and debug programs in TASM/MASM

EXPERIMENT WRITE UP. LEARNING OBJECTIVES: 1. Get hands on experience with Assembly Language Programming 2. Write and debug programs in TASM/MASM EXPERIMENT WRITE UP AIM: Assembly language program for 16 bit BCD addition LEARNING OBJECTIVES: 1. Get hands on experience with Assembly Language Programming 2. Write and debug programs in TASM/MASM TOOLS/SOFTWARE

More information

Computer Architecture

Computer Architecture Computer Architecture Lecture 1: Digital logic circuits The digital computer is a digital system that performs various computational tasks. Digital computers use the binary number system, which has two

More information

April 4, 2001: Debugging Your C24x DSP Design Using Code Composer Studio Real-Time Monitor

April 4, 2001: Debugging Your C24x DSP Design Using Code Composer Studio Real-Time Monitor 1 This presentation was part of TI s Monthly TMS320 DSP Technology Webcast Series April 4, 2001: Debugging Your C24x DSP Design Using Code Composer Studio Real-Time Monitor To view this 1-hour 1 webcast

More information

EE 210 Lab Assignment #2: Intro to PSPICE

EE 210 Lab Assignment #2: Intro to PSPICE EE 210 Lab Assignment #2: Intro to PSPICE ITEMS REQUIRED None Non-formal Report due at the ASSIGNMENT beginning of the next lab no conclusion required Answers and results from all of the numbered, bolded

More information

QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS

QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS FATIMA MICHAEL COLLEGE OF ENGINEERING & TECHNOLOGY Senkottai Village, Madurai Sivagangai Main Road, Madurai -625 020 QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS UNIT 1 - THE 8085 AND 8086

More information

Architecture of 8085 microprocessor

Architecture of 8085 microprocessor Architecture of 8085 microprocessor 8085 consists of various units and each unit performs its own functions. The various units of a microprocessor are listed below Accumulator Arithmetic and logic Unit

More information