Documentation in Electronic System Design Marko Pettissalo, NMP
|
|
- Leo Day
- 6 years ago
- Views:
Transcription
1 Documentation in Electronic System Design Marko Pettissalo, NMP 1 NOKIA LAITE03.PPT/ / MPP
2 Topics Background End users of documents Review practice Overall design process Documents in different area s HW ASIC SW Design process related documentation Ways to reduce documents: Executable Specification Automatic HW/SW partitioning Summary References 2 NOKIA LAITE03.PPT/ / MPP
3 Background HW: Function of unit/board/module + additionally > 15 other documets are affecting to design Design schematic and layout Ready board + additionally > 25 documents SW: Function of SW module + Write code additionally > 15 other documets are affecting to design + additionally > 25 document 3 NOKIA LAITE03.PPT/ / MPP
4 Background Why documentation is needed: required by Quality Standards like ISO9000 to make sure that products are equivalent compatibility history of product is available manufacturing is transferable globally, even to sub-contractor HW/SW designers memory is detail limited Documents are mainly written in English and they are usually pages and they usually have standard templates. This presentation is focusing mainly to documentation of design, test and integration phases 4 NOKIA LAITE03.PPT/ / MPP
5 End users of documents Internal Most common for engineers Technically very detailed, from designer-to-designer, Engineering linguistic form; figures, tables, etc, sometimes no grammatically correct External customers Linguistic form created by academic wordsmiths Representative and rich text 5 NOKIA LAITE03.PPT/ / MPP
6 Overall Design Process Phases Phase 0 Phase 1 Phase 2 Phase 3 Phase 4 Phase 5 Integration and 0-series Rampup Feasibility Specification Design and integration testing production Sub-processes! Design and test HW units and modules Design and test SW units, modules and programs Interim review E0 E1 E1.1 E2 E3 E4 E5 E-Milestone reviews Sub-milestone Technical review 6 NOKIA LAITE03.PPT/ / MPP
7 Review practice (Technical) Review and version control Document can be a draft version or an approved version Drafts are approved after review by appropriate manager. Review is organized by person, who has wrote document under review. Review group is group of technical experts and main tasks are: attempt to detect faults and discrepancies; in SW reviews, also the source should be found propose solutions for faults and discrepancies found focus on the detail of the product ensure that design guidelines, methodologies and procedures are being followed attempt to find potential risks Approved version of document is archived by documentation clerk. If changes are needed to product, all needed documents must be updated and new review, approval and archiving is needed. 7 NOKIA LAITE03.PPT/ / MPP
8 HW and Mechanical units & modules To design hardware module/ unit and produce the appropriate manufacturing information according to given specifications. Inputs: Product definition Product specs. Outputs Document list Thermal simulations with generic models Critical components Risk Reduction Plan HW system design Mechanical design layout Block diagrams Product tree Initial document/drawing list Requirement Specification interfaces, features, HW Test Spec./Plan Circuit diagram Parts list Layout diagram + other PCB documents Functional description Block diagram Prom programming instructions Production Testing and tuning instructions Troubleshooting instructions Other special assembly and testing instructions Packing instructions for units Test report/log(s) Second source/back-up plans DFX rules and results Databases - Approved component manufacturers - Standards, ETSI, CEPT - International and national regulations -Requirements, CE, ANSI -Field trial data 8 NOKIA LAITE03.PPT/ / MPP
9 Detailed description of some inputs and outputs Inputs Requirement Specification states the necessary and sufficient qualities, quantities and functions in terms of functions, specific values, allowable ranges, min max electrical behavior and timing as seen from interface physical constraints power, cost, size, weight Outputs Second source/back-up plans Complete 2 nd design, which is also tested with prototypes Needed if there is a risk, which is caused by some critical component (memory, converter etc) HW Test Spec/Plan including detailed description of tested features, parameters arrangements for measurements needed measuring equipments setting for equipments 9 NOKIA LAITE03.PPT/ / MPP
10 ASIC To design digital ASICs and produce the appropriate manufacturing information according to given specifications. Inputs: Product definition Interface specs. Project Plan Test strategy Product specs. Thermal simulations with generic models Critical components Risk Reduction Plan HW system design, Mechanical design layout, block diagrams, product tree and initial document /drawing list Approved manufacturers Specification ASIC data sheet interfaces, features VHDL coding & verification ASIC Test Spec./Plan Synthesize Layout Outputs Document list Functional description Block diagram ASIC Design report ASIC Test report/log(s) Second source/back-up plans DFX rules and results Databases Databases Re-usable blocks IP blocks IC vendor information (process) Design files 10 NOKIA LAITE03.PPT/ / MPP
11 SW To produce software based on Requirements Specifications Inputs: Product Requirement Specs. Interface Specs. Outputs Program/Project Plan Test Strategy Final Product Definition SW Functional Specifications SW Architecture Descriptions Test Plans Technology Plan System Architecture Descriptions Requirement Specification interfaces, features, Test Spec./Plan SW Pre-release SW Release SW Logical/Analysis Model SW functional specs. SW internal/external interface specs. System simulation definitions System simulation test packages SW Integration Test Specs. SW Release Plan SW Packaging instructions SW Simulation env. Design SW Unit Test Specs. Draft User Documentation Package Databases Earlier designs 11 NOKIA LAITE03.PPT/ / MPP
12 Design process related documentation Requirement Request Motivation Required schedule Change Request Reason for change Affected organizations / people / modules At the end of design project, it is good to collect empirical notes of Used time, resources etc for each design phase Planned vs. actual 12 NOKIA LAITE03.PPT/ / MPP
13 Ways to reduce paper documents 1; Executable Specification A Specification has traditionally been on paper or an electrical equivalent. An Executable Specification is a behavioral description of a component or a system, particular function and timing as seen from objects interface when executed in a computer simulation environment. May also describe the electrical or physical aspects, like, power, size, cost and weight of intended system. May describe object at an arbitrary abstraction level such as multiprocessors system, architecture, HW or SW component. 13 NOKIA LAITE03.PPT/ / MPP
14 Executable Specification Usually, system is modeled and simulated with system level simulation tool, like Matlab, COSSAP, SPW, CCSS, etc Design language ansi-c, C++, what ever When simulated system meets requirements, paper spec of system is written for HW/SW designers. System people Task Task Task Based on paper spec, traditionally HW or SW design flow is followed. ASIC people Paper spec vhdl C verilog ASM Software people Integration 14 NOKIA LAITE03.PPT/ / MPP
15 Executable Specification, cont Same Executable Specification for SW and ASIC designers e.g. system-leveldescription-language code taken as a specification. Lot of different languages developed commercially and in the academic world. No need for paper specs. Reduces Requirement Specifications and also decreasing possibility of misunderstanding of written specs. System people Task Task Task ASIC people Software people vhdl verilog C ASM 15 NOKIA LAITE03.PPT/ / MPP
16 Ways to reduce paper documents 2; Automatic HW/SW partitioning Automatic HW/SW partitioning recognizes parts from C-code, which are more efficient to implement in HW (ASIC, FPGA). Usually these kinds of parts are inner loops of signal processing systems. Not so suitable for control or bit manipulation applications. 16 NOKIA LAITE03.PPT/ / MPP
17 Summary Required knowledge of languages at job advertisements = partly required by documentation. Also capability to read very detailed technical specs is essential. Before actual electronic design can be started, there must be several documents ready. And during design phase, even more documents are produced! New methods are increasing productivity in electronic system design, like executable specification. 17 NOKIA LAITE03.PPT/ / MPP
18 References Executable Specification n+1 pcs of Nokia Internal Documents & Training Material Krister Wikström, Uudet C- ja C++-tyylin EDA-kuvauskielet, Prosessori 3/2000 pp NOKIA LAITE03.PPT/ / MPP
Documentation in Electronic System Design
Documentation in Electronic System Design Marko Pettissalo, Nokia TP 1 NOKIA LAITE_DOC04.PPT/ 21.4.2004 / MPP Presentation Outline Background and Motivation Documentation in general Overall electronic
More informationSystem Level Design Technologies and System Level Design Languages
System Level Design Technologies and System Level Design Languages SLD Study Group EDA-TC, JEITA http://eda.ics.es.osaka-u.ac.jp/jeita/eda/english/project/sld/index.html Problems to Be Solved 1. Functional
More informationMATLAB/Simulink 기반의프로그래머블 SoC 설계및검증
MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증 이웅재부장 Application Engineering Group 2014 The MathWorks, Inc. 1 Agenda Introduction ZYNQ Design Process Model-Based Design Workflow Prototyping and Verification Processor
More information01 1 Electronic Design Automation (EDA) the correctness, testability, and compliance of a design is checked by software
01 1 Electronic Design Automation (EDA) 01 1 Electronic Design Automation (EDA): (Short Definition) The use of software to automate electronic (digital and analog) design. Electronic Design Automation
More informationDigital System Design Lecture 2: Design. Amir Masoud Gharehbaghi
Digital System Design Lecture 2: Design Amir Masoud Gharehbaghi amgh@mehr.sharif.edu Table of Contents Design Methodologies Overview of IC Design Flow Hardware Description Languages Brief History of HDLs
More information01-1 Electronic Design Automation (EDA) The use of software to automate electronic (digital and analog) design.
01-1 Electronic Design Automation (EDA) 01-1 Electronic Design Automation (EDA): (Short Definition) The use of software to automate electronic (digital and analog) design. Electronic Design Automation
More informationHardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
More informationChapter 5: ASICs Vs. PLDs
Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.
More informationEE595. Part VIII Overall Concept on VHDL. EE 595 EDA / ASIC Design Lab
EE595 Part VIII Overall Concept on VHDL VHDL is a Standard Language Standard in the electronic design community. VHDL will virtually guarantee that you will not have to throw away and re-capture design
More informationDesign Issues in Hardware/Software Co-Design
Volume-2, Issue-1, January-February, 2014, pp. 01-05, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 ABSTRACT Design Issues in Hardware/Software Co-Design R. Ganesh Sr. Asst. Professor,
More informationSystem Level Design with IBM PowerPC Models
September 2005 System Level Design with IBM PowerPC Models A view of system level design SLE-m3 The System-Level Challenges Verification escapes cost design success There is a 45% chance of committing
More informationBooting It Successfully For The First Time In Mainline
Open First Booting It Successfully For The First Time In Mainline Enric Balletbò i Serra Electronics Engineer Hardware and Linux enthusiast Kernel contributor More than 10 years of experience bringing-up
More informationHardware in the Loop Functional Verification Methodology
OMG's Third Software-Based Communications Workshop: Realizing the Vision Hardware in the Loop Functional Verification Methodology by Pascal Giard Jean-François Boland, Jean Belzile M.Ing. Student École
More informationDIGITAL DESIGN TECHNOLOGY & TECHNIQUES
DIGITAL DESIGN TECHNOLOGY & TECHNIQUES CAD for ASIC Design 1 INTEGRATED CIRCUITS (IC) An integrated circuit (IC) consists complex electronic circuitries and their interconnections. William Shockley et
More informationIntegrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC
Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC 2012 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top
More informationSystem Design and Methodology/ Embedded Systems Design (Modeling and Design of Embedded Systems)
Design&Methodologies Fö 1&2-1 Design&Methodologies Fö 1&2-2 Course Information Design and Methodology/ Embedded s Design (Modeling and Design of Embedded s) TDTS07/TDDI08 Web page: http://www.ida.liu.se/~tdts07
More informationModel-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany
Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany 2013 The MathWorks, Inc. 1 Agenda Model-Based Design of embedded Systems Software Implementation
More informationHardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team
Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team 2015 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top down Workflow for SoC
More informationCOE 561 Digital System Design & Synthesis Introduction
1 COE 561 Digital System Design & Synthesis Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Outline Course Topics Microelectronics Design
More informationISE Design Suite Software Manuals and Help
ISE Design Suite Software Manuals and Help These documents support the Xilinx ISE Design Suite. Click a document title on the left to view a document, or click a design step in the following figure to
More informationMaking the Most of your MATLAB Models to Improve Verification
Making the Most of your MATLAB Models to Improve Verification Verification Futures 2016 Graham Reith Industry Manager: Communications, Electronics & Semiconductors Graham.Reith@mathworks.co.uk 2015 The
More informationEEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools
EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda Introduction
More informationAlcatel-Lucent invents and delivers the innovative networks of tomorrow.
Alcatel-Lucent invents and delivers the innovative networks of tomorrow. Every success has its network. Alcatel-Lucent is the leading IP networking, ultra-broadband access, and cloud technology specialist.
More informationESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer)
ESE Back End 2.0 D. Gajski, S. Abdi (with contributions from H. Cho, D. Shin, A. Gerstlauer) Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu 1 Technology advantages
More informationRTL Coding General Concepts
RTL Coding General Concepts Typical Digital System 2 Components of a Digital System Printed circuit board (PCB) Embedded d software microprocessor microcontroller digital signal processor (DSP) ASIC Programmable
More informationProgrammable Logic Devices HDL-Based Design Flows CMPE 415
HDL-Based Design Flows: ASIC Toward the end of the 80s, it became difficult to use schematic-based ASIC flows to deal with the size and complexity of >5K or more gates. HDLs were introduced to deal with
More informationDesign Methodologies. Kai Huang
Design Methodologies Kai Huang News Is that real? In such a thermally constrained environment, going quad-core only makes sense if you can properly power gate/turbo up when some cores are idle. I have
More informationEvolution of CAD Tools & Verilog HDL Definition
Evolution of CAD Tools & Verilog HDL Definition K.Sivasankaran Assistant Professor (Senior) VLSI Division School of Electronics Engineering VIT University Outline Evolution of CAD Different CAD Tools for
More informationFPGA Based Digital Design Using Verilog HDL
FPGA Based Digital Design Using Course Designed by: IRFAN FAISAL MIR ( Verilog / FPGA Designer ) irfanfaisalmir@yahoo.com * Organized by Electronics Division Integrated Circuits Uses for digital IC technology
More informationEECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs)
EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) September 12, 2002 John Wawrzynek Fall 2002 EECS150 - Lec06-FPGA Page 1 Outline What are FPGAs? Why use FPGAs (a short history
More informationOutline. EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) FPGA Overview. Why FPGAs?
EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) September 12, 2002 John Wawrzynek Outline What are FPGAs? Why use FPGAs (a short history lesson). FPGA variations Internal logic
More informationCHAPTER 3 METHODOLOGY. 3.1 Analysis of the Conventional High Speed 8-bits x 8-bits Wallace Tree Multiplier
CHAPTER 3 METHODOLOGY 3.1 Analysis of the Conventional High Speed 8-bits x 8-bits Wallace Tree Multiplier The design analysis starts with the analysis of the elementary algorithm for multiplication by
More informationContemporary Design. Traditional Hardware Design. Traditional Hardware Design. HDL Based Hardware Design User Inputs. Requirements.
Contemporary Design We have been talking about design process Let s now take next steps into examining in some detail Increasing complexities of contemporary systems Demand the use of increasingly powerful
More informationProgrammable Logic Devices
Programmable Logic Devices INTRODUCTION A programmable logic device or PLD is an electronic component used to build reconfigurable digital circuits. Unlike a logic gate, which has a fixed function, a PLD
More informationMentor Graphics Solutions Enable Fast, Efficient Designs for Altera s FPGAs. Fall 2004
Mentor Graphics Solutions Enable Fast, Efficient Designs for Altera s FPGAs Fall 2004 Agenda FPGA design challenges Mentor Graphics comprehensive FPGA design solutions Unique tools address the full range
More informationAbstraction Layers for Hardware Design
SYSTEMC Slide -1 - Abstraction Layers for Hardware Design TRANSACTION-LEVEL MODELS (TLM) TLMs have a common feature: they implement communication among processes via function calls! Slide -2 - Abstraction
More informationHardware Software Codesign of Embedded Systems
Hardware Software Codesign of Embedded Systems Rabi Mahapatra Texas A&M University Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on Codesign of Embedded System
More informationCodegenerierung für Embedded Systeme leicht gemacht So geht s!
Codegenerierung für Embedded Systeme leicht gemacht So geht s! Tobias Kuschmider MathWorks München, 9.07.2014 2014 The MathWorks, Inc. 1 Agenda Model-Based Design An Introduction Use of Production Code
More informationChapter 10. PeaCE design flow overview
Chapter 10. PeaCE design flow overview Author: Soonhoi Ha, Dohyung Kim, and Youngmin Yie This chapter shows the overview of the overall HW/SW codesign flow in PeaCE environment. The following chapters
More informationHow projects fail, why they fail and how to prevent failure. All in one easy lecture! DuRant Lewis, Atmel Corporation
Engineering Disasters How projects fail, why they fail and how to prevent failure. All in one easy lecture! DuRant Lewis, Atmel Corporation A Night at the Whitney! Engineering Disasters Engineering Disasters
More informationLSN 6 Programmable Logic Devices
LSN 6 Programmable Logic Devices Department of Engineering Technology LSN 6 What Are PLDs? Functionless devices in base form Require programming to operate The logic function of the device is programmed
More informationHardware describing languages, high level tools and Synthesis
Hardware describing languages, high level tools and Synthesis Hardware describing languages (HDL) Compiled/Interpreted Compiled: Description compiled into C and then into binary or directly into binary
More informationDesign Space Exploration for Hardware/Software Codesign of Multiprocessor Systems
Design Space Exploration for Hardware/Software Codesign of Multiprocessor Systems A. Baghdadi, N-E. Zergainoh, W. Cesario, T. Roudier, A.A. Jerraya TIMA Laboratory - Grenoble France Arexsys, R&D - Meylan
More informationFPGA-Based Rapid Prototyping of Digital Signal Processing Systems
FPGA-Based Rapid Prototyping of Digital Signal Processing Systems Kevin Banovic, Mohammed A. S. Khalid, and Esam Abdel-Raheem Presented By Kevin Banovic July 29, 2005 To be presented at the 48 th Midwest
More informationAdvanced FPGA Design Methodologies with Xilinx Vivado
Advanced FPGA Design Methodologies with Xilinx Vivado Lecturer: Alexander Jäger Course of studies: Technische Informatik Student number: 3158849 Date: 30.01.2015 30/01/15 Advanced FPGA Design Methodologies
More informationWhat's new in MATLAB and Simulink for Model-Based Design
What's new in MATLAB and Simulink for Model-Based Design Magnus Jung Application Engineer 2016 The MathWorks, Inc. 1 What s New? 2 Model-Based Design Workflow RESEARCH REQUIREMENTS DESIGN Scheduling Event
More informationECE 448 Lecture 15. Overview of Embedded SoC Systems
ECE 448 Lecture 15 Overview of Embedded SoC Systems ECE 448 FPGA and ASIC Design with VHDL George Mason University Required Reading P. Chu, FPGA Prototyping by VHDL Examples Chapter 8, Overview of Embedded
More informationAltium Designer Functional Areas
Altium Designer Functional Areas Why Data Management The Idea behind Altium Designer Copyright 2013 Altium Limited Functional units of AD JK, v 2.3 2 ONE Tool for each Electronic Design Engineer What exactly
More informationEE 4755 Digital Design Using Hardware Description Languages
EE 4755 Digital Design Using Hardware Description Languages Basic Information URL: http://www.ece.lsu.edu/v Offered by: David M. Koppelman, Room 3316R P. F. Taylor Hall 578-5482. koppel@ece.lsu.edu, http://www.ece.lsu.edu/koppel/koppel.html
More informationDigital Systems Laboratory
2012 Fall CSE140L Digital Systems Laboratory by Dr. Choon Kim CSE Department UCSD 1 Welcome to CSE140L! 2 3-way Light Controller, 2-1 MUX, Majority Detector, 7- seg Display, Binary-to- Decimal converter.
More informationFPGA briefing Part II FPGA development DMW: FPGA development DMW:
FPGA briefing Part II FPGA development FPGA development 1 FPGA development FPGA development : Domain level analysis (Level 3). System level design (Level 2). Module level design (Level 1). Academical focus
More informationHardware/Software Co-design
Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction
More informationLecture 1: Introduction Course arrangements Recap of basic digital design concepts EDA tool demonstration
TKT-1426 Digital design for FPGA, 6cp Fall 2011 http://www.tkt.cs.tut.fi/kurssit/1426/ Tampere University of Technology Department of Computer Systems Waqar Hussain Lecture Contents Lecture 1: Introduction
More informationNetwork on Chip round table European Space Agency, ESTEC Noordwijk / The Netherlands 17 th and 18 th of September 2009
Network on Chip round table European Space Agency, ESTEC Noordwijk / The Netherlands 17 th and 18 th of September 2009 Ph. Armbruster Head of Data Systems Division European Space Agency - ESTEC 17 th of
More informationFirst To Market through Translation of Executable UML
1(40) A swedish friend asked: What is this uml uml that I see everywhere on the web? Humla : Swedish for bumble-bee. 2(40) The old story about the Depending on its weight in relation to the size of its
More informationGraduate Institute of Electronics Engineering, NTU FPGA Design with Xilinx ISE
FPGA Design with Xilinx ISE Presenter: Shu-yen Lin Advisor: Prof. An-Yeu Wu 2005/6/6 ACCESS IC LAB Outline Concepts of Xilinx FPGA Xilinx FPGA Architecture Introduction to ISE Code Generator Constraints
More informationEE 4755 Digital Design Using Hardware Description Languages
EE 4755 Digital Design Using Hardware Description Languages Basic Information URL: http://www.ece.lsu.edu/v Offered by: David M. Koppelman, Room 345 ERAD Building 578-5482. koppel@ece.lsu.edu, http://www.ece.lsu.edu/koppel/koppel.html
More informationA Deterministic Flow Combining Virtual Platforms, Emulation, and Hardware Prototypes
A Deterministic Flow Combining Virtual Platforms, Emulation, and Hardware Prototypes Presented at Design Automation Conference (DAC) San Francisco, CA, June 4, 2012. Presented by Chuck Cruse FPGA Hardware
More informationEmbedded Controller Design. CompE 270 Digital Systems - 5. Objective. Application Specific Chips. User Programmable Logic. Copyright 1998 Ken Arnold 1
CompE 270 Digital Systems - 5 Programmable Logic Ken Arnold Objective Application Specific ICs Introduce User Programmable Logic Common Architectures Programmable Array Logic Address Decoding Example Development
More informationSYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous
More informationModel-Based Design: Design with Simulation in Simulink
Model-Based Design: Design with Simulation in Simulink Ruth-Anne Marchant Application Engineer MathWorks 2016 The MathWorks, Inc. 1 2 Outline Model-Based Design Overview Modelling and Design in Simulink
More informationDesign Space Exploration Using Parameterized Cores
RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS UNIVERSITY OF WINDSOR Design Space Exploration Using Parameterized Cores Ian D. L. Anderson M.A.Sc. Candidate March 31, 2006 Supervisor: Dr. M. Khalid 1 OUTLINE
More informationHardware Design and Simulation for Verification
Hardware Design and Simulation for Verification by N. Bombieri, F. Fummi, and G. Pravadelli Universit`a di Verona, Italy (in M. Bernardo and A. Cimatti Eds., Formal Methods for Hardware Verification, Lecture
More informationNew Approach for Affine Combination of A New Architecture of RISC cum CISC Processor
Volume 2 Issue 1 March 2014 ISSN: 2320-9984 (Online) International Journal of Modern Engineering & Management Research Website: www.ijmemr.org New Approach for Affine Combination of A New Architecture
More informationGlossary. AHDL A Hardware Description Language, such as Verilog-A, SpectreHDL, or VHDL-A, used to describe analog designs.
Glossary ADC, A/D Analog-to-Digital Converter. AHDL A Hardware Description Language, such as Verilog-A, SpectreHDL, or VHDL-A, used to describe analog designs. AMBA Advanced Microcontroller Bus Architecture.
More informationEECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis
EECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis Jan 31, 2012 John Wawrzynek Spring 2012 EECS150 - Lec05-verilog_synth Page 1 Outline Quick review of essentials of state elements Finite State
More informationVHDL. Chapter 1 Introduction to VHDL. Course Objectives Affected. Outline
Chapter 1 Introduction to VHDL VHDL VHDL - Flaxer Eli Ch 1-1 Course Objectives Affected Write functionally correct and well-documented VHDL code, intended for either simulation or synthesis, of any combinational
More informationAn introduction to CoCentric
A Hand-Out 1 An introduction to CoCentric Las Palmas de G. C., Spain Jun, 27 th, 2002 Agenda 2 System-level SoC design What is SystemC? CoCentric System Studio SystemC based designs verification CoCentric
More informationEMBEDDED SYSTEMS COURSE CURRICULUM
On a Mission to Transform Talent EMBEDDED SYSTEMS COURSE CURRICULUM Table of Contents Module 1: Basic Electronics and PCB Software Overview (Duration: 1 Week)...2 Module 2: Embedded C Programming (Duration:
More informationDigital System Design
Digital System Design Analog time varying signals that can take on any value across a continuous range of voltage, current or other metric Digital signals are modeled with two states, 0 or 1 underneath
More informationAppendix SystemC Product Briefs. All product claims contained within are provided by the respective supplying company.
Appendix SystemC Product Briefs All product claims contained within are provided by the respective supplying company. Blue Pacific Computing BlueWave Blue Pacific s BlueWave is a simulation GUI, including
More informationA VARIETY OF ICS ARE POSSIBLE DESIGNING FPGAS & ASICS. APPLICATIONS MAY USE STANDARD ICs or FPGAs/ASICs FAB FOUNDRIES COST BILLIONS
architecture behavior of control is if left_paddle then n_state
More informationdesign cycle involving simulation, synthesis
HDLPlanner : Design Development Environment for HDL-based FPGA Designs Abstract Rapid prototyping of designs using FPGAs requires HDL-based design entry which leverages upon highly parameterized components
More information8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments
8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments QII51017-9.0.0 Introduction The Quartus II incremental compilation feature allows you to partition a design, compile partitions
More informationDesign Methodologies and Tools. Full-Custom Design
Design Methodologies and Tools Design styles Full-custom design Standard-cell design Programmable logic Gate arrays and field-programmable gate arrays (FPGAs) Sea of gates System-on-a-chip (embedded cores)
More informationModelling and Simulation Made Easy with Simulink Tiffany Liang Application Engineer MathWorks
Modelling and Simulation Made Easy with Simulink Tiffany Liang Application Engineer MathWorks 2015 The MathWorks, Inc. 1 What will you learn in this presentation? For those who are not familiar with Simulink
More informationLecture 7: Introduction to Co-synthesis Algorithms
Design & Co-design of Embedded Systems Lecture 7: Introduction to Co-synthesis Algorithms Sharif University of Technology Computer Engineering Dept. Winter-Spring 2008 Mehdi Modarressi Topics for today
More informationHardware, Software and Mechanical Cosimulation for Automotive Applications
, and Mechanical Cosimulation for Automotive Applications P. Le Marrec, C. A. Valderrama, F. Hessel, A. A. Jerraya System Level Synthesis Group, TIMA Laboratory, INPG, Grenoble M. Attia, O. Cayrol PSA
More informationoutline Reliable State Machines MER Mission example
outline Reliable State Machines Dr. Gary R Burke California Institute of Technology Jet Propulsion Laboratory Background JPL MER example JPL FPGA/ASIC Process Procedure Guidelines State machines Traditional
More informationMoving to Altium Designer From OrCAD. Contents
Moving to Altium Designer From OrCAD Contents File Translation OrCAD Capture 10.x *.DSN Files and the Unrecognized Project File Version Error Default Layer Mapping for PCB Using the Import Wizard for OrCAD
More informationOverview of Digital Design Methodologies
Overview of Digital Design Methodologies ELEC 5402 Pavan Gunupudi Dept. of Electronics, Carleton University January 5, 2012 1 / 13 Introduction 2 / 13 Introduction Driving Areas: Smart phones, mobile devices,
More informationModel to Code, Made Simple and Easy Sebastien Dupertuis Application Engineer Applications Engineering Group MathWorks Switzerland June 11, 2015
Model to Code, Made Simple and Easy Sebastien Dupertuis Application Engineer Applications Engineering Group MathWorks Switzerland June 11, 2015 2015 The MathWorks, Inc. 1 Challenges to bring an idea into
More informationDevelopment of Integrated Hard- and Software Systems: Tasks and Processes
TECHNISCHE UNIVERSITÄT ILMENAU Development of Integrated Hard- and Software Systems: Tasks and Processes Integrated Communication Systems http://www.tu-ilmenau.de/iks General Development Tasks Analysis
More informationDesign and Verification of FPGA Applications
Design and Verification of FPGA Applications Giuseppe Ridinò Paola Vallauri MathWorks giuseppe.ridino@mathworks.it paola.vallauri@mathworks.it Torino, 19 Maggio 2016, INAF 2016 The MathWorks, Inc. 1 Agenda
More informationSystem on Chip (SoC) Design
System on Chip (SoC) Design Moore s Law and Technology Scaling the performance of an IC, including the number components on it, doubles every 18-24 months with the same chip price... - Gordon Moore - 1960
More informationAllegro Design Authoring
Create design intent with ease for simple to complex designs Systems companies looking to create new products at the lowest possible cost need a way to author their designs with ease in a shorter, more
More informationDigital Control for Space Power Management Devices
Template reference : 100182079N-EN Digital Control for Space Power Management Devices Work conducted under ESA Contract nr.21826/08/nl/lvh DIGITAL POWER CONTROL Management of power devices via digital
More informationProg. Logic Devices Schematic-Based Design Flows CMPE 415. Designer could access symbols for logic gates and functions from a library.
Schematic-Based Design Flows Early schematic-driven ASIC flow Designer could access symbols for logic gates and functions from a library. Simulator would use a corresponding library with logic functionality
More informationSoC Verification Methodology. Prof. Chien-Nan Liu TEL: ext:
SoC Verification Methodology Prof. Chien-Nan Liu TEL: 03-4227151 ext:4534 Email: jimmy@ee.ncu.edu.tw 1 Outline l Verification Overview l Verification Strategies l Tools for Verification l SoC Verification
More informationOverview of Digital Design with Verilog HDL 1
Overview of Digital Design with Verilog HDL 1 1.1 Evolution of Computer-Aided Digital Design Digital circuit design has evolved rapidly over the last 25 years. The earliest digital circuits were designed
More informationObservability in Multiprocessor Real-Time Systems with Hardware/Software Co-Simulation
Observability in Multiprocessor Real-Time Systems with /Software Co-Simulation Mohammed El Shobaki Mälardalen University, IDt/CUS P.O. Box 833, S-721 23 Västerås, Sweden E-mail: mohammed.el.shobaki@mdh.se
More informationArchitecture and Automated Design Flow for Digital Network on chip for Analog/RF Building Block Control
Architecture and Automated Design Flow for Digital Network on chip for Analog/RF Building Block Control Wolfgang Eberle, PhD IMEC Bioelectronic Systems Bridging software and analog/rf Software defined
More informationSchematic/Design Creation
Schematic/Design Creation D A T A S H E E T MAJOR BENEFITS: Xpedition xdx Designer is a complete solution for design creation, definition, and reuse. Overview Creating competitive products is about more
More informationCHAPTER 1 INTRODUCTION
CHAPTER 1 INTRODUCTION Rapid advances in integrated circuit technology have made it possible to fabricate digital circuits with large number of devices on a single chip. The advantages of integrated circuits
More informationHigh Level Synthesis of Cryptographic Hardware. Jeremy Trimble ECE 646
High Level Synthesis of Cryptographic Hardware Jeremy Trimble ECE 646 High Level Synthesis Synthesize (FPGA) hardware using software programming languages: C / C++, Domain specific Languages ( DSL ) Typical
More informationMulti-Board Systems Design
Multi-Board Systems Design D A T A S H E E T MAJOR BENEFITS: Xpedition optimizes multi-board system design from logical system definition through manufacturing. Overview Electronic multi-board systems
More informationUsing ASIC circuits. What is ASIC. ASIC examples ASIC types and selection ASIC costs ASIC purchasing Trends in IC technologies
Using ASIC circuits What is this machine? ASIC examples ASIC types and selection ASIC ASIC purchasing Trends in IC technologies 9.3.2004 Turo Piila 1 9.3.2004 Turo Piila 2 What is ASIC Floorplan and layout
More informationDigital Design Methodology
Digital Design Methodology Prof. Soo-Ik Chae Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008, John Wiley 1-1 Digital Design Methodology (Added) Design Methodology Design Specification
More informationDigital Design Methodology (Revisited) Design Methodology: Big Picture
Digital Design Methodology (Revisited) Design Methodology Design Specification Verification Synthesis Technology Options Full Custom VLSI Standard Cell ASIC FPGA CS 150 Fall 2005 - Lec #25 Design Methodology
More informationHardware-Software Codesign. 1. Introduction
Hardware-Software Codesign 1. Introduction Lothar Thiele 1-1 Contents What is an Embedded System? Levels of Abstraction in Electronic System Design Typical Design Flow of Hardware-Software Systems 1-2
More information