Solved PAPER Computer Science-XII. Part -I. Answer all questions

Size: px
Start display at page:

Download "Solved PAPER Computer Science-XII. Part -I. Answer all questions"

Transcription

1 ISC Solved PAPER 2017 Computer Science-XII Fully Solved (Question-Answer) Time : 3 hrs Max. Marks : 100 General Instructions 1. Answer all questions in Part I (compulsory) and seven questions from Part II. 2. Attempt any seven questions from Part II, choosing three questions from Section A, two from Section B and two from Section C. 3. The intended marks for questions or parts of question are given in brackets [ ]. Part -I (30 Marks) Answer all questions While answering questions in this Part, indicate briefly your working and reasoning, wherever required. 1. (a) State the law represented by the following proposition and prove it with the help of a truth table P V P = P (b) State the Principle of Duality. (c) Find the complement of the following Boolean expression using De Morgan s law. F( a, b, c) = ( b + c) + a (d) Draw the logic diagram and truth table for a 2 input XNOR gate. (e) If (~ P => Q) then write its (i) Inverse (ii) Converse

2 Ans. (a) P V P = P proposition represents the idempotent law. Truth table for P VP = P P P P = P V P Hence, P = P V P (b) Principle of Duality It is states that a boolean relation can be derived by (i) changing every OR (+) by AND (.) (ii) changing every AND (.) by OR (+) (iii) changing every 0 by 1 and 1 by 0 (c) Given expression is, F (a, b, c) =(b + c) + a The complement of F i.e. F F = [(b + c) + a] = (b + c). a = (b ). c. a = b.c. a = a b c (d) Logic diagram for a 2 input XNOR gate : Proved A B Y Y = A B = A B + AB Truth table for a 2 input XNOR gate A B Y (e) (i) To form the inverse of the statement, take the negation of both the antecedent and the consequent. So, ~ P Q Here, P is a antecedent and Q is a consequent Hence, inverse would be ~ (~ P) ~ Q P ~ Q (ii) To form the converse of the statement, interchange the antecedent to consequent. Hence, converse would be Q ~ P 2. (a) What is an interface? How is it different from a class? (b) Convert the following infix expression to postfix form P * Q/R + (S + T) (c) A matrix P[15] [10] is stored with each element required 8 bytes of storage. If the base address at P[0][0] is 1400, determine the address at P[10][7] when the matrix is stored in Row Major Wise.

3 Ans. (d) (i) What is the worst case complexity of the following code segment for (int x = 1; x <=a; x++) statements; for (int y = 1; y <=b; y++) for (int z = 1; z <= c; z++ ) statements; (ii) How would the complexity change if all the three loops went to N instead of a, b and c? (e) Differentiate between a constructor and a method of a class. (a) Interfaces are basically a collection of method which are public and abstract by default. These interfaces do not have any method body. Syntax interface interface_name returntype method_name(arg_list); Differences between interface and class are as follows Interface The members of an interface are always declared as constant i.e. their values are final. It cannot be used to declare objects. It can only be inherited by a class (b) Given, infix expression : P * Q/R + (S + T) Class The members of a class can be declared as constant or variables. It can be instantiated by declaring objects. First, we eliminate bracket content and then convert it into postfix expression = P*Q/R + (ST+) = PQ*/R + (ST+) = PQ*R/+(ST+) = PQ*R/(ST+)+ The postfix expression is, = PQ*R/ST++ (c) Given, B =1400, W = 8, L r = 0, L c = 0, U r = 15, U c = 10, I = 10, J = 7 For row major wise, A[I][J] = B + W [ U (I L ) + (J L )] r r c A[ 10][7] = [ 15 ( 10 0) + ( 7 0)] = [ ] = [ ] = = = 2656 (d) (i) In the given code, first loop will execute c times and its sequence will take constant time t 1. So, execution time will be c* t 1. Second loop is nested loop. The outer loop of second loop will execute a times and inner loop will execute b times and sequence of statements will take constance time i.e t 2. So, execution time will be a* b + t 2. Hence, total time = c* t + a * b + t 2 2 Worst case complexity = o( c + ab)

4 (ii) If all the loop execute N times, the body of the loop get executed N 1times, the condition will evaluate to false and loop terminated without executing the body. So, the time complexity for such code would be : Total time = c * N = cn i.e. O(N) (e) Differences between constructor and method of a class are as follows : It has no return type Constructor Constructor name should be same as the class name. Constructor is automatically called upon object creation. It has a return type. Method Method name can be any valid identifier. Method are invoked explicitly. 3. The following function magicfun() is a part of some class. What will the function magicfun() return, when the value of n=7 and n=10, respectively? Show the dry run/working: int magicfun(int n) if (n==0) return 0; else return magicfun(n/2) * 10 + (n % 2); Ans. When n=7 then, magicfun (3) 10 + (1) Return 111 Call magicfun (1) * 10+(1) Return 11 Call magicfun (0) * 10 + (1) Return 1 Hence, function magicfun( ) return 111, when the value of n=7 when n = 10 then, magicfun (5)*10+(0) Return 1010 Call magicfun (2)*10+(1) Return 101 Call magicfun (1)*10+(0) Return 10 Return 1 Call magicfun (0)*10+(1) Hence, function magicfun( ) return 1010, when the value of n=10.

5 Part - II (70 Marks) Answer six questions in this part, choosing two questions from Section A, two from Section B and two Section C. Section - A Answer any three questions 4. (a) Given the Boolean function F(A, B, C, D) = Σ (2, 3, 4, 5, 6, 7, 8, 10, 11) (i) Reduce the above expression by using 4-variable Karnaugh map, showing the various groups (i.e. octal, quads and pairs). (ii) Draw the logic gate diagram for the reduced expression. Assume that the variable and their complements are available as inputs. (b) Given the Boolean function F(P, Q, R, S) = π (0, 1, 2, 4, 5, 6, 8, 10) (i) Reduce the above expression by using 4-variable Karnaugh map, showing the various groups (i.e. octal, quads and pairs). (ii) Draw the logic gate diagram for the reduced expression. Assume that the variable and their complements are available as inputs. Ans. Given Boolean function F(A, B, C, D) = Σ (2, 3, 4, 5, 6, 7, 8, 9, 10, 11) (i) K-map CD AB AB CD CD CD CD AB AB AB There are 2 quads and 1 pair Quad 1( m4 + m5 + m6 + m7 ) = AB Quad 2 ( m + m + m + m ) = BC Pair ( m + m ) = A B D 8 10 Hence, the final reduced expression F ( A, B, C, D) = AB + BC + A B D

6 (ii) Logic gate diagram for F ( A, B, C, D) = AB + BC + A B D A A B B C C D D AB BC F=AB + BC + ABD ABD (b) Given Boolean function F( P, Q, R, S )= π (0, 1, 2, 4, 5, 6, 8, 10) (i) K-map RS PQ R+S R+S R+S R+S P+Q P+Q P+Q P+Q There are 3 quads Quad 1 ( m + m + m + m ) = P + R Quad 2 ( m + m + m + m ) = P + S Quad 3 ( m + m + m + m ) = Q + S Hence, the final reduced expression F( P, Q, R, S ) = ( P + R). ( P + S ). ( Q + S ) (ii) Logic gate diagram for F( P, Q, R, S ) = ( P + R).( P + S ).( Q + S ) P Q R S P+ R P+ S F= ( P+ R). ( P+ S). ( Q+ S) Q+ S

7 5. (a) A school intends to select candidates for an Inter-School Essay Competition as per the criteria given below The student has participated in an earlier competition and is very creative. Or The student is very creative and has excellent general awareness, but has not participated in any competition earlier. Or The student has excellent general awareness and has won prize in an inter-house competition. The inputs are INPUTS A B C D participated in competition earlier is very creative won prize in an inter-house competition has excellent general awareness Ans. (In all the above cases 1 indicates yes and 0 indicates no). Output : X [1 indicates yes, 0 indicates no for all cases] Draw the truth table for the inputs and outputs given above and write the POS expression for X (A, B, C, D). (b) State the application of a Half Adder. Draw the truth table and circuit diagram for a Half Adder. (c) Convert the following Boolean expression into its canonical POS form F (A, B, C) = (B + C ). (A + B) (a) Truth table for given inputs in below A B C D X

8 The POS expression for above truth table is (b) Application of a Half Adder X( A, B, C, D) = ( A + B + C + D). ( A + B+ C + D).( A + B + C + D) ( A + B + C + D). ( A + B + C + D). ( A + B + C + D) ( A + B + C + D). ( A + B + C + D) The ALU (Arithmetic Logic Circuit) of a computer uses half adder to compute the binary addition operation on two bits. Truth table for a half adder Logic/Circuit diagram X Y S C Sum ( S ) = XY + XY = X Y Carry ( C) = XY X Y S = X + Y C = X Y Ans. (c) Given Boolean expression is F( A, B, C) = ( B + C ). ( A + B) = ( A. A + B + C ). ( A + B + CC ) [by complement law] = ( A + B + C )( A + B + C ) ( A + B + C )( A + B + C ) = ( A + B + C ) ( A + B + C )( A + B + C) [by distributive law] 6. (a) What is a Multiplexer? How is it different from a decoder? Draw the circuit diagram for a 8 : 1 Multiplexer. (b) Prove the Boolean expression using Boolean laws. Also, mention the law used at each step. F = (x + z) + [(y + z). (x + y)] = 1 (c) Define maxterms and minterms. Find the maxterm and minterm when P = 0, Q = 1, R = 1 and S = 0 (a) Multiplexer It is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. A multiplexer is also called a data selector. Circuit diagram for a 8 : 1multiplexer

9 Boolean function for a 8 : 1 multiplexer F = S S S I + S S S I + S S1S I S 2S1S 0I4 S 2S1S 0I5 S 2S1S 0I + S S S I 6 From the expression the logic diagram is formed as follows. S 2 S 1 S I 0 I 1 I 2 I 3 I 4 F I 5 I 6 I 7 Difference between Multiplexer and Decoder Differences between multiplexer and decoder are as follows Multiplexer A digital multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. It is called as data selector, since it selects one of many inputs. A multiplexer is used to share several signals to one device like A/D convertor. e.g.4-to-1 line multiplexer. (b) Given Boolean expression is Hence, LHS = RHS F = ( x + z) + [( y + z) ( x + y)] = 1 LHS ( x + z) + [( y + z). ( x + y)] Decoders A decoder is a combinational circuit that coverts binary information from n input line to a maximum of 2 n unique output lines. This decoder is called n-to-m line decoder where m 2 n. Decoders are used to keep abstraction and modularity in hardware design. e.g. 3-to-8 decoder. = ( x + z) + ( y + z) + ( x + y ) [Using Demorgan s law] = ( x + z) + ( y ). z + ( x ). y [Using Demorgan s law] = ( x + z) + y. z + x. y [Using Involution law] = x + z+ yz + xy = x ( y + y ) + z( y + y ) + yz + xy [Using Complementary law] = x y + x y + yz + y z + yz + xy = x y + y ( x + x ) + y( z + z ) + y z [Using Complementary law] = x y + y + y + y z = y( x + 1) + y ( 1 + z) [Using Postulates] = y + y = 1 = RHS [Using Postulates]

10 (c) Minterms The variables are combined to form a standard product when we take AND operation between the variables. These AND terms are known as minterms. Maxterms The variables are combined to form a standard sum when we take OR operation between the variables. These OR terms are known as maxterms. When, P = 0, Q = 1, R = 1and S = 0 Maxterm P + Q + R + S Minterm PQRS Section - B Answer any two questions Each program should be written in such a way that it clearly depicts the logic of the problem. This can be achieved by using mnemonic names and comments in the program. (Flowcharts and Algorithm are not required) The programs must be written in Java 7. A class Palin has been defined to check whether a positive number is a Palindrome number or not. The number N is palindrome if the original number and its reverse are same. Some of the members of the class are give below; Class Name Data members/instance variables num revnum Methods/Member functions Palin() void accept() int reverse(int y) void check() Plain integer to store the number integer to store the reverse of the number constructor to initialize data members with legal initial values to accept the number reverses the parameterized argument y and stores it in revnum using recursive technique checks whether the number is a Palindrome by invoking the function reverse() and display the result with an appropriate message Ans. Specify the class Palin giving the details of the constructor(), void accept(), int reverse(int) and void check(). Define the main() function to create an object and call the functions accordingly to enable the task. import java.io.*; class Palin int num; int revnum; int reverse = 0; Palin()

11 num=0; revnum=0; void accept() throws IOException InputStreamReader IR=new InputStreamReader(System.in); BufferedReader br=new BufferedReader(IR); System.out.println( Enter the number ); num=integer.parseint(br.readline()); int sum=0,rem; int reverse(int y) if(y>0) rem=y%10; sum=sum*10+rem; reverse(y/10); else return sum; return sum; void check() revnum=reverse(num); if(num==revnum) System.out.println(num+" is a palindrome number"); else System.out.println(num+" is not a palindrome number"); public static void main(string args[]) throws IOException Palin P = new Palin(); P.accept(); P.check(); 8. A class Adder has been defined to add any two accepted time Example : Time A - 6 hours 35 minutes Time B - 7 hours 45 minutes Their sum is - 14 hours 20 minutes (where 60 minutes = 1 hour)

12 The details of the members of the class are given below Class Name Data members/instance variable Adder a[ ] integer array to hold two elements (hours and minutes) Member functions/methods Adder() void readtime() void addtime(adder X, Adder Y) void disptime() constructor to assign 0 to the array elements to enter the elements of the array adds the time of the two parameterized objects X and Y and stores the sum in the current calling object displays the array elements with an appropriate message (i.e. hours = and minutes = ) Ans. Specify the class Adder giving details of the constructor( ), void readtime( ), void addtime(adder, Adder) and void disptime( ). Define the main( ) function to create objects and call the functions accordingly to enable the task. import java.io.*; class Adder int a[] = new int[2]; Adder() a[0]=0; a[1]=0; void readtime() throws IOException InputStreamReader IR=new InputStreamReader(System.in); BufferedReader br=new BufferedReader(IR); System.out.println("Enter the Time in Hours and Minutes"); a[0]=integer.parseint(br.readline()); a[1]=integer.parseint(br.readline()); void addtime(adder X, Adder Y) a[0]=x.a[0]+y.a[0]; a[1]=x.a[1]+y.a[1]; if(a[1]>=60) a[0]=a[0]+a[1]/60; a[1]=a[1]%60;

13 void disptime() System.out.println(a[0]+" hours "+a[1]+" minutes"); public static void main(string args[]) throws IOException Adder A = new Adder(); Adder B = new Adder(); Adder C = new Adder(); A.readtime(); B.readtime(); C.addtime(A, B); System.out.print("Time A - "); A.disptime(); System.out.print("Time B - "); B.disptime(); System.out.print("Their sum is - "); C.disptime(); 9. A class SwapSort has been defined to perform string related operations on a word input. Some of the members of the class are as follows Class Name Data members/instance variables wrd len swapwrd sortwrd Member functions\methods SwapSort( ) void readword( ) void swapchar( ) void sortword( ) void display( ) to store a word SwapSort integer to store length of the word to store the swapped word to store the sorted word default constructor to initialize data members with legal initial values to accepts a word in UPPER CASE to interchange/swap the first and last characters of the word in wrd and stores the new word in swapwrd sorts the character of the original word in alphabetical order and stores it in sortwrd displays the original word, swapped word and the sorted word. Specify the class SwapSort, giving the details of the constructor( ), void readword( ), void swapchar( ), void sortword( ) and void display( ). Define the main( ) function to create an object and call the functions accordingly to enable the task.

14 Ans. import java.io.*; public class SwapSort char [] wrd; int len; char [] swapwrd; char [] sortwrd; SwapSort() len=0; void readword() throws IOException InputStreamReader IR=new InputStreamReader(System.in); BufferedReader br=new BufferedReader(IR); System.out.println( Enter the word in UPPER CASE ); String t=br.readline(); len=t.length(); wrd = new char[len]; for(int i=0; i<len;i++) wrd[i]=t.charat(i); swapwrd = new char[len]; sortwrd = new char[len]; void swapchar() for(int i=0;i<len;i++) if(i==0) swapwrd[i]=wrd[len-1]; else if(i==len-1) swapwrd[len-1]=wrd[0]; else swapwrd[i]=wrd[i]; void sortword() for(int i=0;i<len;i++) sortwrd[i]=wrd[i]; for(int i=0;i<len;i++) for(int j=0;j<len-i-1;j++) if(sortwrd[j]>sortwrd[j+1])

15 char t = sortwrd[j]; sortwrd[j]=sortwrd[j+1]; sortwrd[j+1]=t; void display() System.out.print("Original Word : "); for(int i=0;i<len;i++) System.out.print(wrd[i]); System.out.println(); System.out.print("Swapped Word : "); for(int i=0;i<len;i++) System.out.print(swapwrd[i]); System.out.println(); System.out.print("Sorted Word : "); for(int i=0;i<len;i++) System.out.print(sortwrd[i]); System.out.println(); public static void main(string args[]) throws IOException SwapSort S = new SwapSort(); S.readword(); S.swapchar(); S.sortword(); S.display(); Section - C Answer any two questions Each program should be written in such a way that it clearly depicts the logic of the problem stepwise. This can be achieved by using comments in the program and mnemonic names or pseudo codes for algorithms. The programs must be written in Java and the algorithms must be written in general/standard form, wherever required/specified. (Flowcharts are not required) 10. A super class Product has been defined to store the details of a product sold by a wholesaler to a retailer. Define a sub class Sales to compute the total amount paid by the retailer with or without fine along with service tax. Some of the members of both the classes are given below

16 Class Name Data members/instance variables name code amount Member functions/methods Product(String n, int c, double p) void show() Class Name Data members/instance variables day tax totamt Member functions/methods Sales ( ) void compute( ) void show( ) Product stores the name of the product integer to store the product code stores the total sale amount of the product (in decimals) parameterized constructor to assign data members name=n, code=c and amount=p displays the details of the data members Sales stores number of days taken to pay the sale amount to store the services tax (in decimals) to store the total amount (in decimals) paramaterized constructor to assign values to data members to both the classes calculates the services 12.4% of the actual sale amount calculates the 2.5% of the actual sale amount only if the amount paid by the retailer to the wholesaler exceeds 30 days calculates the total amount paid by the retailer as (actual sale amount + service tax + fine) displays the data members of super class and the total amount Ans. Assume that the super class Product has been defined. Using the concept of inheritance, specify the class Sales giving the details of the constructor( ), void compute( ) and void show( ). The super class, main function and algorithm need NOT be written. class Sales extends Product int day; double tax; double totamt; Sales (String n, int c; double p, int d) Super (n, c, p); day = d; tax = 0.0; totamt = 0.0;

17 void compute( ) tax = (amount*12.4)/100; int fine = 0; if (day > 30) fine = (amount * 2.5)/100; totamt = amount + tax + fine; void show( ) System.out.println("Name of the product:" + name); System.out.println("Product code :" + code); System.out.println("Sale amount of the product :" +amount); System.out.println("Total amount :" + totamt); 11. Queue is an entity which can hold a maximum of 100 integers. The queue enables the user to add integers from the rear and remove integers from the front. Define a class Queue with the following details Class Name Product Ans. Data members/instance variables Que[ ] size front rear Member functions Queue (int mm) void addele(int v) int delele( ) void display( ) array to hold the integer elements stores the size of the array to point the index of the front to point the index of the rear constructor to initialize the data size = mm, front = 0, rear = 0 to add integer from the rear if possible else display the message Overflow returns elements from front if present, otherwise displays the message Underflow and return-9999 displays the array elements Specify the class Queue giving details of ONLY the functions void addele(int) and int delele ( ). Assume that the other functions have been defined. The main function and algorithm need NOT be written. class Queue void addele (int v) if (rear = = 1) front = 0; rear = 0; Que [rear] = v;

18 else if (rear + 1 < Que.length) Que [++rear] = v; else System.out.println("Overflow"); int delele ( ) int element; if (front = = 0) System.out.println("Underflow"); return 9999; else if (front = = rear) element = Que [front]; front = rear = 0; return element; else return (Que [front ++]); ; 12. (a) A linked list is formed from the objects of the class Node. The class structure of the Node is given below : class Node int num; Node next; Write an Algorithm OR a Method to count the nodes that contain only odd integers from an existing linked list and returns the count. The method declaration is as follows : int CountOdd(Node startptr) (b) Answer the following questions from the diagram of a Binary Tree given below M N G W Y Z D F R

19 Ans. (i) Write the postorder traversal of the above tree structure. (ii) State the level numbers of the nodes N and R if the root is at 0 (zero) level. (iii) List the internal nodes of the right sub-tree. (a) Algorithm (b) CountOdd (Node startptr) Step 1 Set count = 0 (Initialise counter) Step 2 Set num = startptr (Initialise pointer) Step 3 Repeat steps 4 and 5 while num! = NULL Step 4 If num % 2! = 0 then count = count + 1 Step 5 num = next [num] /* updates pointer to point to next node */ Step 6 Return count Or Method int CountOdd(Node startptr) int count = 0 ; num = startptr; while (num! = NULL) if (num%2!= 0_ count = count + 1; num = next [num]; return count; (i) Post order traversal of tree is (ii) = NGM = W Y N Z D G M = W F Y N R Z D G M M Level 0 N G Level 1 W Y Z D Level 2 F R Level 3 Level number of the node N =1 Level number of the node R = 3 (iii) Internal nodes of the right sub-tree = G, Z

ISC 2017 COMPUTER SCIENCE (THEORY) Md. Zeeshan Akhtar

ISC 2017 COMPUTER SCIENCE (THEORY) Md. Zeeshan Akhtar ISC 27 COMPUTER SCIENCE (THEORY) Md. Zeeshan Akhtar Part I (2 marks) Answer all questions. While answering questions in this Part, indicate briefly your working and reasoning, wherever required. Question

More information

COMPUTER SCIENCE PAPER 1

COMPUTER SCIENCE PAPER 1 COMPUTER SCIENCE PAPER 1 (THEORY) (Maximum Marks: 70) (Time allowed: Three hours) (Candidates are allowed additional 15 minutes for only reading the paper. They must NOT start writing during this time.)

More information

COMPUTER SCIENCE. Paper 1

COMPUTER SCIENCE. Paper 1 COMPUTER SCIENCE Paper 1 (THEORY) Three hours (Candidates are allowed additional 15 minutes for only reading the paper. They must NOT start writing during this time) ----------------------------------------------------------------------------------------------------------------------------------

More information

ISC 2011 COMPUTER SCIENCE PAPER 1 THEORY

ISC 2011 COMPUTER SCIENCE PAPER 1 THEORY ISC 2011 COMPUTER SCIENCE PAPER 1 THEORY Question 1. a) State the two absorption laws. Verify any one of them using truth table. b) Reduce the following expression : F(A,B,C)= (0,1,2,3,4,5,6,7) Also find

More information

COMPUTER SCIENCE Paper 1

COMPUTER SCIENCE Paper 1 COMPUTER SCIENCE Paper 1 (THEORY) (Three hours) Maximum Marks: 70 (Candidates are allowed additional 15 minutes for only reading the paper. They must NOT start writing during this time) -----------------------------------------------------------------------------------------------------------------------

More information

Computer Science Paper 1 (Theory) Part I While working questions in this part, indicate briefly your working and reasoning wherever required.

Computer Science Paper 1 (Theory) Part I While working questions in this part, indicate briefly your working and reasoning wherever required. Computer Science Paper 1 (Theory) Part I While working questions in this part, indicate briefly your working and reasoning wherever required. Question 1. a) Using truth table, verify the following expression:

More information

ISC 2010 COMPUTER SCIENCE PAPER 1 THEORY

ISC 2010 COMPUTER SCIENCE PAPER 1 THEORY ISC 2010 COMPUTER SCIENCE PAPER 1 THEORY Question 1. a) If X=A BC + AB C + ABC + A BC then find the value of X when A=1; B=0; C=1 b) Verify if, P.(~P+Q )=(P Q) using truth table. c) Draw the logic circuit

More information

ISC 2009 COMPUTER SCIENCE PAPER 1 THEORY PART I Answer all questions in this part

ISC 2009 COMPUTER SCIENCE PAPER 1 THEORY PART I Answer all questions in this part ISC 2009 COMPUTER SCIENCE PAPER 1 THEORY PART I Answer all questions in this part Question 1. a) Obtain the truth table to verify the following expression: X(Y+Z) = XY + XZ. Also name the law stated above.

More information

PART I. Answer all questions in this Part. While answering questions in this Part, indicate briefly your working and reasoning, wherever required.

PART I. Answer all questions in this Part. While answering questions in this Part, indicate briefly your working and reasoning, wherever required. COMPUTER SCIENCE 2008 Paper-1 (THEORY) Three hours (Candidates are allowed additional 15 minutes for only reading the paper. They must NOT start writing during this time) Answer all question in Part I

More information

ISC 2008 COMPUTER SCIENCE PAPER 1 THEORY PART I Answer all questions in this part Question 1. a) State the two complement properties of Boolean Algebra. Verify any one of them using the truth table. b)

More information

COMPUTER SCIENCE. Paper-1 (THEORY) Three /tollrs

COMPUTER SCIENCE. Paper-1 (THEORY) Three /tollrs COMPUTER SCIENCE Paper-1 (THEORY) Three /tollrs (Candidates are allowed additional 15 minutes/or only reading the paper. They must NOT start writing during this time.) Answer all questions in Part 1 (compulsory)

More information

ISC 2016 COMPUTER SCIENCE (THEORY) Md. Zeeshan Akhtar

ISC 2016 COMPUTER SCIENCE (THEORY) Md. Zeeshan Akhtar ISC 206 COMPUTER SCIENCE (THEORY) Md. Zeeshan Akhtar COMPUTER SCIENCE PART I (20 Marks) Answer all questions. While answering questions in this Part, indicate briefly your working and reasoning, wherever

More information

ISC SPECIMEN PAPER Computer Science Paper 1 (Theory) Part I Question 1. [ 2 x 5 = 10] Question 2. [ 2 x 5 = 10] Question 3.

ISC SPECIMEN PAPER Computer Science Paper 1 (Theory) Part I Question 1. [ 2 x 5 = 10] Question 2. [ 2 x 5 = 10] Question 3. ISC SPECIMEN PAPER Computer Science Paper 1 (Theory) Part I While working questions in this part, indicate briefly your working and reasoning wherever required. Question 1. a) State the two distributive

More information

ISC 2007 COMPUTER SCIENCE PAPER 1 THEORY PART I Answer all questions in this part

ISC 2007 COMPUTER SCIENCE PAPER 1 THEORY PART I Answer all questions in this part ISC 2007 COMPUTER SCIENCE PAPER 1 THEORY PART I Answer all questions in this part Question 1. a) Simplify the following Boolean expression using laws of Boolean Algebra. At each step state clearly the

More information

Good Earth School Naduveerapattu Date: Marks: 70

Good Earth School Naduveerapattu Date: Marks: 70 Good Earth School Naduveerapattu Date:.2.207 Marks: 70 Class: XI Second Term Examination Computer Science Answer Key Time: 3 hrs. Candidates are allowed additional 5 minutes for only reading the paper.

More information

2.6 BOOLEAN FUNCTIONS

2.6 BOOLEAN FUNCTIONS 2.6 BOOLEAN FUNCTIONS Binary variables have two values, either 0 or 1. A Boolean function is an expression formed with binary variables, the two binary operators AND and OR, one unary operator NOT, parentheses

More information

Digital logic fundamentals. Question Bank. Unit I

Digital logic fundamentals. Question Bank. Unit I Digital logic fundamentals Question Bank Subject Name : Digital Logic Fundamentals Subject code: CA102T Staff Name: R.Roseline Unit I 1. What is Number system? 2. Define binary logic. 3. Show how negative

More information

QUESTION BANK FOR TEST

QUESTION BANK FOR TEST CSCI 2121 Computer Organization and Assembly Language PRACTICE QUESTION BANK FOR TEST 1 Note: This represents a sample set. Please study all the topics from the lecture notes. Question 1. Multiple Choice

More information

BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

BOOLEAN ALGEBRA. 1. State & Verify Laws by using : BOOLEAN ALGEBRA. State & Verify Laws by using :. State and algebraically verify Absorption Laws. (2) Absorption law states that (i) X + XY = X and (ii) X(X + Y) = X (i) X + XY = X LHS = X + XY = X( + Y)

More information

ISC 2006 COMPUTER SCIENCE PAPER 1 THEORY PART I Answer all questions in this part

ISC 2006 COMPUTER SCIENCE PAPER 1 THEORY PART I Answer all questions in this part ISC 2006 COMPUTER SCIENCE PAPER 1 THEORY PART I Answer all questions in this part Question 1. a) State the two Absorption Laws of Boolean Algebra. Verify any one of them using the truth table. b) Find

More information

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable. UNIT-4 BOOLEAN LOGIC Boolean algebra is an algebra that deals with Boolean values((true and FALSE). Everyday we have to make logic decisions: Should I carry the book or not?, Should I watch TV or not?

More information

Chapter 2 Boolean algebra and Logic Gates

Chapter 2 Boolean algebra and Logic Gates Chapter 2 Boolean algebra and Logic Gates 2. Introduction In working with logic relations in digital form, we need a set of rules for symbolic manipulation which will enable us to simplify complex expressions

More information

Computer Science. Unit-4: Introduction to Boolean Algebra

Computer Science. Unit-4: Introduction to Boolean Algebra Unit-4: Introduction to Boolean Algebra Learning Objective At the end of the chapter students will: Learn Fundamental concepts and basic laws of Boolean algebra. Learn about Boolean expression and will

More information

1. Mark the correct statement(s)

1. Mark the correct statement(s) 1. Mark the correct statement(s) 1.1 A theorem in Boolean algebra: a) Can easily be proved by e.g. logic induction b) Is a logical statement that is assumed to be true, c) Can be contradicted by another

More information

Answer key SUBJECT : COMPUTER SCIENCE Time : 3 hour 15 min Max. marks : 70

Answer key SUBJECT : COMPUTER SCIENCE Time : 3 hour 15 min Max. marks : 70 Answer key SUBJECT : COMPUTER SCIENCE Time : 3 hour 5 min Max. marks : 7 I. Answer ALL the questions x =. Expand the term DDRRAM. Double Data Rate Random Access Memory 2. Write the standard symbol for

More information

Module -7. Karnaugh Maps

Module -7. Karnaugh Maps 1 Module -7 Karnaugh Maps 1. Introduction 2. Canonical and Standard forms 2.1 Minterms 2.2 Maxterms 2.3 Canonical Sum of Product or Sum-of-Minterms (SOM) 2.4 Canonical product of sum or Product-of-Maxterms(POM)

More information

PART I Answer all questions. While answering questions in this Part, indicate briefly your working and reasoning, wherever required. Question (a) From the logic circuit diagram given below, find the output

More information

CS8803: Advanced Digital Design for Embedded Hardware

CS8803: Advanced Digital Design for Embedded Hardware CS883: Advanced Digital Design for Embedded Hardware Lecture 2: Boolean Algebra, Gate Network, and Combinational Blocks Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883

More information

D o w n l o a d f r o m w w w. k i s h o r e p a n d i t. c o m

D o w n l o a d f r o m w w w. k i s h o r e p a n d i t. c o m KP/ISC Practice Papers Page 1 of 25 COMPUTER SCIENCE, Practice Paper 1 (THEORY) PART I, Answer all questions Question 1 (a) Verify using the truth table, if (X=>Y).(Y=>X) is a tautology, contradiction

More information

COMPUTER SCIENCE 2002 (Delhi Board)

COMPUTER SCIENCE 2002 (Delhi Board) COMPUTER SCIENCE 2002 (Delhi Board) Time allowed: 3 hours Max. Marks: 70 Instructions: (i) All the questions are compulsory. (ii) Programming Language: C++ QUESTION l. (a) What the purpose of a header

More information

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN B.Tech II Year I Semester () Regular Examinations December 2014 (Common to IT and CSE) (a) If 1010 2 + 10 2 = X 10, then X is ----- Write the first 9 decimal digits in base 3. (c) What is meant by don

More information

LECTURE 4. Logic Design

LECTURE 4. Logic Design LECTURE 4 Logic Design LOGIC DESIGN The language of the machine is binary that is, sequences of 1 s and 0 s. But why? At the hardware level, computers are streams of signals. These signals only have two

More information

Chapter 2. Boolean Expressions:

Chapter 2. Boolean Expressions: Chapter 2 Boolean Expressions: A Boolean expression or a function is an expression which consists of binary variables joined by the Boolean connectives AND and OR along with NOT operation. Any Boolean

More information

If the function modify( ) is supposed to change the mark of a student having student_no y in the file student.dat, write the missing statements to modify the student record. 10. Observe the program segment

More information

e) Implicit and Explicit Type Conversion Pg 328 j) Types of errors Pg 371

e) Implicit and Explicit Type Conversion Pg 328 j) Types of errors Pg 371 Class IX HY 2013 Revision Guidelines Page 1 Section A (Power Point) Q1.What is PowerPoint? How are PowerPoint files named? Q2. Describe the 4 different ways of creating a presentation? (2 lines each) Q3.

More information

Objectives: 1- Bolean Algebra. Eng. Ayman Metwali

Objectives: 1- Bolean Algebra. Eng. Ayman Metwali Objectives: Chapter 3 : 1- Boolean Algebra Boolean Expressions Boolean Identities Simplification of Boolean Expressions Complements Representing Boolean Functions 2- Logic gates 3- Digital Components 4-

More information

Unit-IV Boolean Algebra

Unit-IV Boolean Algebra Unit-IV Boolean Algebra Boolean Algebra Chapter: 08 Truth table: Truth table is a table, which represents all the possible values of logical variables/statements along with all the possible results of

More information

Code No: 07A3EC03 Set No. 1

Code No: 07A3EC03 Set No. 1 Code No: 07A3EC03 Set No. 1 II B.Tech I Semester Regular Examinations, November 2008 SWITCHING THEORY AND LOGIC DESIGN ( Common to Electrical & Electronic Engineering, Electronics & Instrumentation Engineering,

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

More information

END-TERM EXAMINATION

END-TERM EXAMINATION (Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R059210504 Set No. 1 II B.Tech I Semester Supplementary Examinations, February 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science

More information

Experiment 3: Logic Simplification

Experiment 3: Logic Simplification Module: Logic Design Name:... University no:.. Group no:. Lab Partner Name: Mr. Mohamed El-Saied Experiment : Logic Simplification Objective: How to implement and verify the operation of the logical functions

More information

2. BOOLEAN ALGEBRA 2.1 INTRODUCTION

2. BOOLEAN ALGEBRA 2.1 INTRODUCTION 2. BOOLEAN ALGEBRA 2.1 INTRODUCTION In the previous chapter, we introduced binary numbers and binary arithmetic. As you saw in binary arithmetic and in the handling of floating-point numbers, there is

More information

X Y Z F=X+Y+Z

X Y Z F=X+Y+Z This circuit is used to obtain the compliment of a value. If X = 0, then X = 1. The truth table for NOT gate is : X X 0 1 1 0 2. OR gate : The OR gate has two or more input signals but only one output

More information

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions 1. Convert the following SOP expression to an equivalent POS expression. 2. Determine the values of A, B, C, and D that make

More information

Gate Level Minimization

Gate Level Minimization Gate Level Minimization By Dr. M. Hebaishy Digital Logic Design Ch- Simplifying Boolean Equations Example : Y = AB + AB Example 2: = B (A + A) T8 = B () T5 = B T Y = A(AB + ABC) = A (AB ( + C ) ) T8 =

More information

UNIT- V COMBINATIONAL LOGIC DESIGN

UNIT- V COMBINATIONAL LOGIC DESIGN UNIT- V COMBINATIONAL LOGIC DESIGN NOTE: This is UNIT-V in JNTUK and UNIT-III and HALF PART OF UNIT-IV in JNTUA SYLLABUS (JNTUK)UNIT-V: Combinational Logic Design: Adders & Subtractors, Ripple Adder, Look

More information

Chapter 3. Boolean Algebra and Digital Logic

Chapter 3. Boolean Algebra and Digital Logic Chapter 3 Boolean Algebra and Digital Logic Chapter 3 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple logic circuits. Understand how

More information

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey 2. Introduction Logic gates are connected together to produce a specified output for certain specified combinations of input

More information

Sardar Patel University S Y BSc. Computer Science CS-201 Introduction to Programming Language Effective from July-2002

Sardar Patel University S Y BSc. Computer Science CS-201 Introduction to Programming Language Effective from July-2002 Sardar Patel University S Y BSc. Computer Science CS-201 Introduction to Programming Language Effective from July-2002 2 Practicals per week External marks :80 Internal Marks : 40 Total Marks :120 University

More information

SWITCHING THEORY AND LOGIC CIRCUITS

SWITCHING THEORY AND LOGIC CIRCUITS SWITCHING THEORY AND LOGIC CIRCUITS COURSE OBJECTIVES. To understand the concepts and techniques associated with the number systems and codes 2. To understand the simplification methods (Boolean algebra

More information

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C. Digital Electronics Boolean Function QUESTION BANK. The Boolean equation Y = C + C + C can be simplified to (a) (c) A (B + C) (b) AC (d) C. The Boolean equation Y = (A + B) (A + B) can be simplified to

More information

COMPUTER APPLICATION

COMPUTER APPLICATION Total No. of Printed Pages 16 HS/XII/A.Sc.Com/CAP/14 2 0 1 4 COMPUTER APPLICATION ( Science / Arts / Commerce ) ( Theory ) Full Marks : 70 Time : 3 hours The figures in the margin indicate full marks for

More information

2008 The McGraw-Hill Companies, Inc. All rights reserved.

2008 The McGraw-Hill Companies, Inc. All rights reserved. 28 The McGraw-Hill Companies, Inc. All rights reserved. 28 The McGraw-Hill Companies, Inc. All rights reserved. All or Nothing Gate Boolean Expression: A B = Y Truth Table (ee next slide) or AB = Y 28

More information

SAMPLE PAPER. Class: XII SUBJECT COMPUTER SCIENCE. Time: 3 Hours MM: 70

SAMPLE PAPER. Class: XII SUBJECT COMPUTER SCIENCE. Time: 3 Hours MM: 70 SAMPLE PAPER Class - XII SUBJECT COMPUTER SCIENCE Subject: Computer Sc. Class: XII Time: 3 Hours MM: 70 1. (a) Differentiate between a global variable and a local variable. (b) Name the Header file(s)

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R05010106 Set No. 1 1. (a) Draw a Flowchart for the following The average score for 3 tests has to be greater than 80 for a candidate to qualify for the interview. Representing the conditional

More information

COMBINATIONAL LOGIC CIRCUITS

COMBINATIONAL LOGIC CIRCUITS COMBINATIONAL LOGIC CIRCUITS 4.1 INTRODUCTION The digital system consists of two types of circuits, namely: (i) Combinational circuits and (ii) Sequential circuits A combinational circuit consists of logic

More information

CS/IT DIGITAL LOGIC DESIGN

CS/IT DIGITAL LOGIC DESIGN CS/IT 214 (CR) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester CS/IT DIGITAL LOGIC DESIGN Time: Three Hours 1. a) Flip-Flop Answer

More information

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER Gate-Level Minimization BME28 Logic Circuits Yalçın İŞLER islerya@yahoo.com http://me.islerya.com Complexity of Digital Circuits Directly related to the complexity of the algebraic expression we use to

More information

1. Boolean algebra. [6] 2. Constructing a circuit. [4] 3. Number representation [4] 4. Adders [4] 5. ALU [2] 6. Software [4]

1. Boolean algebra. [6] 2. Constructing a circuit. [4] 3. Number representation [4] 4. Adders [4] 5. ALU [2] 6. Software [4] Family Name:.......................... Other Names:.......................... ID Number:.......................... ENGR101: Test 4 May 2009 Instructions Time allowed: 45 minutes. There are 45 marks in

More information

SILVER OAK COLLEGE OF ENGINEERING & TECHNOLOGY ADITYA SILVER OAK INSTITUTE OF TECHNOLOGY

SILVER OAK COLLEGE OF ENGINEERING & TECHNOLOGY ADITYA SILVER OAK INSTITUTE OF TECHNOLOGY BE - SEMESTER III MID SEMESTER-I EXAMINATION WINTER 2017 SUBJECT: ENGINEERING ECONOMICS AND MANAGEMENT (2130004) (CE/IT/EC/EE) DATE: 04/08/2017 TIME: 10:00 am to 11:30 am TOTAL MARKS:40 Instructions: 1.

More information

DKT 122/3 DIGITAL SYSTEM 1

DKT 122/3 DIGITAL SYSTEM 1 Company LOGO DKT 122/3 DIGITAL SYSTEM 1 BOOLEAN ALGEBRA (PART 2) Boolean Algebra Contents Boolean Operations & Expression Laws & Rules of Boolean algebra DeMorgan s Theorems Boolean analysis of logic circuits

More information

Logic Design: Part 2

Logic Design: Part 2 Orange Coast College Business Division Computer Science Department CS 6- Computer Architecture Logic Design: Part 2 Where are we? Number systems Decimal Binary (and related Octal and Hexadecimal) Binary

More information

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai L T P C R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai- 601206 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC8392 UNIT - I 3 0 0 3 OBJECTIVES: To present the Digital fundamentals, Boolean

More information

5. (a) What is secondary storage? How does it differ from a primary storage? (b) Explain the functions of (i) cache memory (ii) Register

5. (a) What is secondary storage? How does it differ from a primary storage? (b) Explain the functions of (i) cache memory (ii) Register General Concepts 1. (a) What are combinational circuits? (b) Perform the following: (i) Convert (0.5625) 10 = ( ) 2 (ii) (010010) 2 (100011) 2 = ( ) 2 2. (a) Using truth table prove that A B= A+ B (b)

More information

Combinational Logic Circuits

Combinational Logic Circuits Chapter 3 Combinational Logic Circuits 12 Hours 24 Marks 3.1 Standard representation for logical functions Boolean expressions / logic expressions / logical functions are expressed in terms of logical

More information

1 P a g e A r y a n C o l l e g e \ B S c _ I T \ C \

1 P a g e A r y a n C o l l e g e \ B S c _ I T \ C \ BSc IT C Programming (2013-2017) Unit I Q1. What do you understand by type conversion? (2013) Q2. Why we need different data types? (2013) Q3 What is the output of the following (2013) main() Printf( %d,

More information

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method SET - 1 1. a) Convert the decimal number 250.5 to base 3, base 4 b) Write and prove de-morgan laws c) Implement two input EX-OR gate from 2 to 1 multiplexer (3M) d) Write the demerits of PROM (3M) e) What

More information

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic Question 1: Due October 19 th, 2009 A convenient shorthand for specifying

More information

Chapter 3. Gate-Level Minimization. Outlines

Chapter 3. Gate-Level Minimization. Outlines Chapter 3 Gate-Level Minimization Introduction The Map Method Four-Variable Map Five-Variable Map Outlines Product of Sums Simplification Don t-care Conditions NAND and NOR Implementation Other Two-Level

More information

Get Free notes at Module-I One s Complement: Complement all the bits.i.e. makes all 1s as 0s and all 0s as 1s Two s Complement: One s complement+1 SIGNED BINARY NUMBERS Positive integers (including zero)

More information

Propositional Calculus. Math Foundations of Computer Science

Propositional Calculus. Math Foundations of Computer Science Propositional Calculus Math Foundations of Computer Science Propositional Calculus Objective: To provide students with the concepts and techniques from propositional calculus so that they can use it to

More information

Recursion. General Algorithm for Recursion. When to use and not use Recursion. Recursion Removal. Examples

Recursion. General Algorithm for Recursion. When to use and not use Recursion. Recursion Removal. Examples Recursion General Algorithm for Recursion When to use and not use Recursion Recursion Removal Examples Comparison of the Iterative and Recursive Solutions Exercises Unit 19 1 General Algorithm for Recursion

More information

Chapter Three. Digital Components

Chapter Three. Digital Components Chapter Three 3.1. Combinational Circuit A combinational circuit is a connected arrangement of logic gates with a set of inputs and outputs. The binary values of the outputs are a function of the binary

More information

Topics. Java arrays. Definition. Data Structures and Information Systems Part 1: Data Structures. Lecture 3: Arrays (1)

Topics. Java arrays. Definition. Data Structures and Information Systems Part 1: Data Structures. Lecture 3: Arrays (1) Topics Data Structures and Information Systems Part 1: Data Structures Michele Zito Lecture 3: Arrays (1) Data structure definition: arrays. Java arrays creation access Primitive types and reference types

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

More information

About this exam review

About this exam review Final Exam Review About this exam review I ve prepared an outline of the material covered in class May not be totally complete! Exam may ask about things that were covered in class but not in this review

More information

COMPUTER SCIENCE PAPER 1 THEORY YEAR 2008

COMPUTER SCIENCE PAPER 1 THEORY YEAR 2008 COMPUTER SCIENCE PAPER 1 THEORY YEAR 2008 PART I Answer all questions in this part Question 1. a) State the two complement properties of Boolean Algebra. Verify any one of them using the truth table. b)

More information

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR STUDENT IDENTIFICATION NO MULTIMEDIA COLLEGE JALAN GURNEY KIRI 54100 KUALA LUMPUR SECOND SEMESTER FINAL EXAMINATION, 2013/2014 SESSION ITC2223 COMPUTER ORGANIZATION & ARCHITECTURE DSEW-E-F 1/13 18 FEBRUARY

More information

ENGIN 112. Intro to Electrical and Computer Engineering

ENGIN 112. Intro to Electrical and Computer Engineering ENIN 2 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra ENIN2 L6: More Boolean Algebra September 5, 23 A B Overview Epressing Boolean functions Relationships between algebraic

More information

DIGITAL ELECTRONICS. P41l 3 HOURS

DIGITAL ELECTRONICS. P41l 3 HOURS UNIVERSITY OF SWAZILAND FACUL TY OF SCIENCE AND ENGINEERING DEPARTMENT OF PHYSICS MAIN EXAMINATION 2015/16 TITLE OF PAPER: COURSE NUMBER: TIME ALLOWED: INSTRUCTIONS: DIGITAL ELECTRONICS P41l 3 HOURS ANSWER

More information

Computer Organization and Levels of Abstraction

Computer Organization and Levels of Abstraction Computer Organization and Levels of Abstraction Announcements Today: PS 7 Lab 8: Sound Lab tonight bring machines and headphones! PA 7 Tomorrow: Lab 9 Friday: PS8 Today (Short) Floating point review Boolean

More information

AE52/AC52/AT52 C & Data Structures JUNE 2014

AE52/AC52/AT52 C & Data Structures JUNE 2014 Q.2 a. Write a program to add two numbers using a temporary variable. #include #include int main () int num1, num2; clrscr (); printf( \n Enter the first number : ); scanf ( %d, &num1);

More information

Selec%on and Decision Structures in Java: If Statements and Switch Statements CSC 121 Spring 2016 Howard Rosenthal

Selec%on and Decision Structures in Java: If Statements and Switch Statements CSC 121 Spring 2016 Howard Rosenthal Selec%on and Decision Structures in Java: If Statements and Switch Statements CSC 121 Spring 2016 Howard Rosenthal Lesson Goals Understand Control Structures Understand how to control the flow of a program

More information

JAVA OPERATORS GENERAL

JAVA OPERATORS GENERAL JAVA OPERATORS GENERAL Java provides a rich set of operators to manipulate variables. We can divide all the Java operators into the following groups: Arithmetic Operators Relational Operators Bitwise Operators

More information

Boolean Algebra and Logic Gates

Boolean Algebra and Logic Gates Boolean Algebra and Logic Gates Binary logic is used in all of today's digital computers and devices Cost of the circuits is an important factor Finding simpler and cheaper but equivalent circuits can

More information

COMPUTER APPLICATIONS

COMPUTER APPLICATIONS COMPUTER APPLICATIONS (Theory) (Two hours) Answers to this Paper must be written on the paper provided separately. You will not be allowed to write during the first 15 minutes. This time is to be spent

More information

Answer key SUBJECT : COMPUTER SCIENCE Time : 3 hour 15 min Max. marks : 70

Answer key SUBJECT : COMPUTER SCIENCE Time : 3 hour 15 min Max. marks : 70 Answer key SUBJECT : COMPUTER SCIENCE Time : 3 hour 15 min Max. marks : 70 I. Answer ALL the questions 10 x 1= 10 1. What is DHTML? Dynamic HTML is a term used to describe the combination of HTML, style

More information

EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE

EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE 1 Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables, logic gates, and output

More information

Combinational Logic & Circuits

Combinational Logic & Circuits Week-I Combinational Logic & Circuits Spring' 232 - Logic Design Page Overview Binary logic operations and gates Switching algebra Algebraic Minimization Standard forms Karnaugh Map Minimization Other

More information

ENEL 353: Digital Circuits Midterm Examination

ENEL 353: Digital Circuits Midterm Examination NAME: SECTION: L01: Norm Bartley, ST 143 L02: Steve Norman, ST 145 When you start the test, please repeat your name and section, and add your U of C ID number at the bottom of the last page. Instructions:

More information

CPSC 319. Week 2 Java Basics. Xiaoyang Liu & Sorting Algorithms

CPSC 319. Week 2 Java Basics. Xiaoyang Liu & Sorting Algorithms CPSC 319 Week 2 Java Basics Xiaoyang Liu xiaoyali@ucalgary.ca & Sorting Algorithms Java Basics Variable Declarations Type Size Range boolean 1 bit true, false char 16 bits Unicode characters byte 8 bits

More information

Sequence structure. The computer executes java statements one after the other in the order in which they are written. Total = total +grade;

Sequence structure. The computer executes java statements one after the other in the order in which they are written. Total = total +grade; Control Statements Control Statements All programs could be written in terms of only one of three control structures: Sequence Structure Selection Structure Repetition Structure Sequence structure The

More information

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034 No. of Printed Pages : 4 Roll No.... rd 3 Sem. / ECE Subject : Digital Electronics - I SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) Define analog signal. b)

More information

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SUBJECT: CSE 2.1.6 DIGITAL LOGIC DESIGN CLASS: 2/4 B.Tech., I SEMESTER, A.Y.2017-18 INSTRUCTOR: Sri A.M.K.KANNA

More information

Combinational Logic with MSI and LSI

Combinational Logic with MSI and LSI 1010101010101010101010101010101010101010101010101010101010101010101010101010101010 1010101010101010101010101010101010101010101010101010101010101010101010101010101010 1010101010101010101010101010101010101010101010101010101010101010101010101010101010

More information

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY Dept/Sem: II CSE/03 DEPARTMENT OF ECE CS8351 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT I BOOLEAN ALGEBRA AND LOGIC GATES PART A 1. How many

More information

COMPUTER SCIENCE (868)

COMPUTER SCIENCE (868) COMPUTER SCIENCE (868) Aims (Conceptual) (1) To understand algorithmic problem solving using data abstractions, functional and procedural abstractions, and object based and object-oriented abstractions.

More information

3. Java - Language Constructs I

3. Java - Language Constructs I Educational Objectives 3. Java - Language Constructs I Names and Identifiers, Variables, Assignments, Constants, Datatypes, Operations, Evaluation of Expressions, Type Conversions You know the basic blocks

More information

10EC33: DIGITAL ELECTRONICS QUESTION BANK

10EC33: DIGITAL ELECTRONICS QUESTION BANK 10EC33: DIGITAL ELECTRONICS Faculty: Dr.Bajarangbali E Examination QuestionS QUESTION BANK 1. Discuss canonical & standard forms of Boolean functions with an example. 2. Convert the following Boolean function

More information