Keysight Technologies Integrating Multiple Technology Devices onto Laminate-Based Multi-Chip-Modules Using an Integrated Design Flow
|
|
- Stella Daniella Dean
- 5 years ago
- Views:
Transcription
1 Keysight Technologies Integrating Multiple Technology Devices onto Laminate-Based Multi-Chip-Modules Using an Integrated Design Flow Article Reprint This article was first published in Microwave Product Digest (MPD) in October, Reprinted with kind permission from Microwave Product Digest (MPD). This information is subject to change without notice. Keysight Technologies, 2016 Published in USA, November 29, EN
2 Integrating Multiple Technology Devices onto Laminate-Based Multi-Chip-Modules Using an Integrated Design Flow by Keefe Bohannan, Keysight Technologies, Inc. OCTOBER 2016 Persisting trends in current and next-generation communication systems create strong demand for multi-mode, multiband, multi-function modules. Engineers are faced with the challenge of overcoming spectral coexistence issues, along with fixed-space limitations on the service providers application printed circuit boards. Legacy methodologies for designing the assembled Multi-Chip-Modules (MCMs) involve a variety of design flows for various technologies (e.g., III-V compounds, Silicon, ceramics, and organics) and functions (e.g., amplifiers, acoustic devices, embedded passives, SMD components, and more). While such an approach can yield functional designs, employing an integrated design solution is critical to improve performance, design cycle efficiency, and ultimately, time-to-market. Furthermore, an integrated design methodology provides more predictive confidence, improving on the risks associated with fractured stand-alone design flows that are often employed. design flow to be presented later in the article. Results for a Skyworks power amplifier (PA) module [1] and for a TDK-Epcos front-end module [2] are included in Figures 1 and 2, respectively. In both cases, good agreement is seen between the simulation results and the measurement data for these complex structures. Key complexities in the design of these modules included: (1) integrating various technologies, such as CMOS controller, III-V amplifier, and laminate assembly for the PA module, and acoustic filter and switch technologies for the front-end module, (2) potentially disparate design flows for a subset of those technologies, and (3) embedded passives and interconnects, along with SMD passive components that also needed to be included in the fully assembled module. Further complicating matters is the fact that each must be simulated in conjunction with the other designs. These complications result in the need to consider many challenges. How can as much critical functionality be included in a fixed footprint and volume? How can high performance requirements be maintained within these physical constraints? How can the impact of one function of the module on another be accurately predicted? Which key parameters, Designing High-Performance RF Modules To better understand how an integrated Electronic Design Automation (EDA) design flow might be utilized in the real world, let s closely examine the design of high-performance RF modules. Beginning with the end result in mind, consider examples of MCM products already commercially available. These MCMs were designed utilizing an integrated Figure 1: Comparison of swept-input-power measurements versus ADS simulations (using various levels of detailed EM modeling) for a Skyworks PA module. An image of such a module is also included.
3 Microwave Product Digest OCTOBER 2016 Figure 2: Comparison of measurement and ADS co-simulation results for low-band and highband acoustic filters on an integrated TDK-Epcos RF front-end module. Images for the filters, module, and test fixture are also shown. dimensions, etc. can be changed to optimize both block-level and full-module function? And, does the designer have the time to address this level of complexity? A consideration of the design complexities and challenges listed above leads to two options for the design engineer. The first option is to employ a fully-integrated design flow solution that can natively support all of the technologies, although this is sometimes not feasible if customized application-specific tools have been used. The other option is to enable a more integrated methodology using importers, seamless platform integration, and native capabilities to leverage the existing application-specific tool sets. For the purposes of designing the multi-technology modules presented here, the Keysight EEsof EDA Advanced Design System (ADS) [3] and EMPro [4] integrated platforms were utilized. Both offer the ability to capture and optimize the performance of this class of modules. An Integrated Design Flow for MCMs The MCM design engineer needs to select a capable home-base plat2 form to integrate the technologies, even if some content originates in one or more disparate design flows. What is meant by capable in this context? To be seriously considered as capable, the solution should support: Full module assembly, regardless of function and design origin (i.e., content for individual blocks can be designed within the home-base tool or can come from 3rd party tools) Inclusion of physical effects (coupling, loss, radiation, substrate effects) for all physical aspects of the design, including component artwork, embedded passives, bondwires, pillars, etc. Both industry-standard and custom analytical models for active devices, SMD components, etc. Design for manufacturing tools, such as optimization-for-yield, consideration of process variation, and more Verification of the full module simulation with measured data from engineering samples and/or production units from a limited production run A capable, home-base solution like this not only provides the ability to design the full RF MCM natively, but also allows designers to easily incorporate design content from other specialty point tools. For the variety of MCMs examined, ADS served as that unifying platform. Figure 3: Shown in this graphic, clockwise from top left, are: the main ADS workspace management tool (direct access to multiple libraries, including foundry PDKs, EMPro content, and native design content), the multi-technology stack-up editor with Nested Technology used, a 3D view of the layout (with labels), and the 2D artwork of a PA MCM created using the integrated design flow in Keysight ADS
4 Microwave Product Digest OCTOBER 2016 Whatever solution is utilized for this purpose, it must offer schematic, layout, DRC, and LVS capabilities for the RF component design, as well as for the fully-assembled module level. In the case of ADS, this makes it possible to construct and assess the performance of MCMs with connectivity verification tools (in both 2D and 3D), 3D FEM simulations, and comprehensive linear and nonlinear EM/circuit co-simulations. A summary of design flow capabilities for various PA or front-end modules follows: Silicon and acoustic device content could potentially be designed within ADS or in an external tool to the module assembly flow. If designed in a custom or specialty tool, analytical models or 2D design content may be directly imported into ADS, while any 3D content may easily be imported into the EMPro full- 3D platform. Any content imported into EMPro may then be saved as an Open Access (OA) library. Any OA library from EMPro may then be added to the ADS workspace and included in the MCM assembly as a flipchip connected with copper pillars or affixed with bondwires. Native design content in ADS will typically include the MCM laminate design (embedded passives, interconnects, and SMD components), along with the bondwire connections or copper pillars that form connections to the amplifier die, which is designed using the full frontto-back flow in ADS. Full EM, circuit, EM/Circuit co-simulation and co-optimization capabilities are then exercised in ADS for both performance and yield optimization. This integrated flow may be demonstrated using a number of public domain examples. However, in this case, a PA MCM example will be leveraged for the ensuing illustrations. Figures 3 and 4 capture some of the most relevant content in the integrated workspace for this sample PA MCM. Multiple libraries are included, enabling seamless access to content in native design libraries, Foundry Process Design Kits (PDKs), an EMPro design library, and SMD vendor component librar- Figure 4: Shown in this graphic, clockwise from top left, are: the main workspace management view, the top-level EM/circuit co-simulation schematic, and some of the simulated results for a PA MCM created using the integrated design flow in Keysight ADS 3
5 Microwave Product Digest OCTOBER 2016 Figure 5: Shown here is a photograph, 3D view in ADS, and comparison of measurement data and simulation results for a Keysight LNA module designed using Keysight ADS ies. The physical stack-up editor allows the designer to combine multiple technologies easily with Nested Technology options. Both 2D and 3D views of the artwork in the resulting layout window may be seen, and various connectivity and verification tools could be employed. An EM model for the entire MCM physical structure, created with ADS FEM, was then included in the top-level EM/circuit co-simulation schematic test bench. In this specific case, both linear S-parameter and nonlinear harmonic balance simulations were run. Some of the figures-of-merit included in the results are shown in Figure 4. Further analysis and design optimization could be leveraged, as was achieved with an LNA module. Statistical simulation that resulted in design optimization for improved yield was run for this Keysight LNA (bond wired to a QFN package). A comparison of the simulation results to measured data for this component are shown in Figure 5. The comparison between simulation and measurement, which showcases high performance that was accurately predicted by the EDA solution, provides further validation of this design methodology. Conclusion An overview of a fully-integrated design flow was used to demonstrate a viable solution for the assembly and design optimization of multiple RF MCM products. Measurement data provided confidence in the simulation accuracy predicted and was also used to validate the overall flow. The success of this example shows there is clear value in tackling MCM design challenges using an integrated design flow. About the Author Keefe Bohannan is an Applications Engineer District Manager for Keysight EEsof EDA and has worked with the company for over 15 years. Bohannan has worked in the RF/microwave community for more than 20 years and holds a B.S. in Electrical Engineering from the Georgia Institute of Technology. References [1] End-to-End Design and Simulation of Handset PA Modules, P. Zampardi and H. Shao, guest presenters for the Agilent Technologies Innovations in EDA Webcast Series, March [2] J. Min, Z. Wu, M. R. Pulugurtha, V. Smet, V. Sundaram, A. Ravindran, C. Hoffman, and R. Tummala, Modeling Design Fabrication and Demonstration of RF Front-End Module with Ultra-Thin Glass Substrate for LTE Applications, in 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), 2016, pp [3] Keysight EEsof EDA webpage for ADS, [4] Keysight EEsof EDA webpage for EMPro, eesof-empro Visit Keysight Technologies, Inc. at 4
Welcome. Joe Civello ADS Product Manager Agilent Technologies
Welcome Joe Civello ADS Product Manager Agilent Technologies Agilent Technologies 2011 Agenda RF & microwave market trends & how Agilent EEsof is investing its R&D Multi-technology design with ADS 2011
More informationChip/Package/Board Design Flow
Chip/Package/Board Design Flow EM Simulation Advances in ADS 2011.10 1 EM Simulation Advances in ADS2011.10 Agilent EEsof Chip/Package/Board Design Flow 2 RF Chip/Package/Board Design Industry Trends Increasing
More informationMm-wave Technologies and Components for 5G Applications. Liam Devlin, Interlligent UK Seminar, May 18 th 2017
Mm-wave Technologies and Components for 5G Applications Liam Devlin, Interlligent UK Seminar, May 18 th 2017 Introduction Full details of the 5G standard are yet to be defined But we do know that it is
More informationKeysight EEsof EDA EMPro
Keysight EEsof EDA EMPro 3D Electromagnetic Modeling and Simulation Environment Integrated with your ADS Design Flow Brochure Introduction Electromagnetic Professional (EMPro) is a 3D modeling and simulation
More informationJoe Civello ADS Product Manager/ Keysight EEsof EDA
Joe Civello 2018.01.11 ADS Product Manager/ Keysight EEsof EDA 3D Layout Viewing directly from the Layout Window 3D Editing & Routing PCB & IC/Module Design Dramatically Improved Visual Inspection Simplified
More informationSorting Through EM Simulators
DesignFeature DAVE MORRIS Application Engineer Agilent Technologies, Lakeside, Cheadle Royal Business Park, Stockport 3K8 3GR, England; e-mail: david_morris@agilent.com, www.agilent.com. ELECTRONICALLY
More informationAdding Curves to an Orthogonal World
Adding Curves to an Orthogonal World Extending the EDA Flow to Support Integrated Photonics Paul Double July 2018 Traditional IC Design BREXIT AHOY! Designers & tool developers have lived in a orthogonal
More informationIntroducing Virtuoso RF Designer (RFD) For RFIC Designs
A seminar on Cadence Virtuoso RF Designer is scheduled for March 5, 2008. To know more, write to Brajesh Heda at brajesh@cadence.com Introducing Virtuoso RF Designer (RFD) For RFIC Designs Introduction
More informationMulti-Die Packaging How Ready Are We?
Multi-Die Packaging How Ready Are We? Rich Rice ASE Group April 23 rd, 2015 Agenda ASE Brief Integration Drivers Multi-Chip Packaging 2.5D / 3D / SiP / SiM Design / Co-Design Challenges: an OSAT Perspective
More information3D Integration & Packaging Challenges with through-silicon-vias (TSV)
NSF Workshop 2/02/2012 3D Integration & Packaging Challenges with through-silicon-vias (TSV) Dr John U. Knickerbocker IBM - T.J. Watson Research, New York, USA Substrate IBM Research Acknowledgements IBM
More informationUsing Sonnet in a Cadence Virtuoso Design Flow
Using Sonnet in a Cadence Virtuoso Design Flow Purpose of this document: This document describes the Sonnet plug-in integration for the Cadence Virtuoso design flow, for silicon accurate EM modelling of
More informationEDA Cloud ADS CIC EDA Cloud ADS Software User Manual
EDA Cloud ADS CIC EDA Cloud ADS Software User Manual ADS www.cic.org.tw Ver.4.0 0 2016/11 1.0 EDA cloud ADS Flow 2.0 2015.08 2 EDA Cloud ADS EM 3.0 2015.12 2 EDA Cloud ADS EM A B C 2.0 2 3 3.1 2016.04
More informationXilinx SSI Technology Concept to Silicon Development Overview
Xilinx SSI Technology Concept to Silicon Development Overview Shankar Lakka Aug 27 th, 2012 Agenda Economic Drivers and Technical Challenges Xilinx SSI Technology, Power, Performance SSI Development Overview
More informationUsing Sonnet Interface in Eagleware-Elanix GENESYS. Sonnet Application Note: SAN-205A JULY 2005
Using Sonnet Interface in Eagleware-Elanix GENESYS Sonnet Application Note: SAN-205A JULY 2005 Description of Sonnet Suites Professional Sonnet Suites Professional is an industry leading full-wave 3D Planar
More informationVirtuoso System Design Platform Unified system-aware platform for IC and package design
Unified system-aware platform for IC and package design The Cadence Virtuoso System Design Platform is a holistic, system-based solution that provides the functionality to drive simulation and LVS-clean
More informationHigh Reliability Electronics for Harsh Environments
High Reliability Electronics for Harsh Environments Core Capabilities API Technologies is a world leader in the supply of microelectronic products and services supporting mission critical applications,
More informationRAFT Tuner Design for Mobile Phones
RAFT Tuner Design for Mobile Phones Paratek Microwave Inc March 2009 1 RAFT General Description...3 1.1 RAFT Theory of Operation...3 1.2 Hardware Interface...5 1.3 Software Requirements...5 2 RAFT Design
More informationWill Silicon Proof Stay the Only Way to Verify Analog Circuits?
Will Silicon Proof Stay the Only Way to Verify Analog Circuits? Pierre Dautriche Jean-Paul Morin Advanced CMOS and analog. Embedded analog Embedded RF 0.5 um 0.18um 65nm 28nm FDSOI 0.25um 0.13um 45nm 1997
More informationVirtuoso Custom Design Platform GXL. Open Database. PDKs. Constraint Management. Customer IP
Virtuoso Custom Design Platform GL The Cadence Virtuoso custom design platform is the industry s leading design system for complete front-to-back analog, RF, mixed-signal, and custom digital design. The
More informationThree-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools
Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools Shamik Das, Anantha Chandrakasan, and Rafael Reif Microsystems Technology Laboratories Massachusetts Institute of Technology
More informationPutting Curves in an Orthogonal World
Putting Curves in an Orthogonal World Extending the EDA Flow to Support Integrated Photonics Masahiro Shiina October 2018 Traditional IC Design Designers & tool developers have lived in a orthogonal world
More informationModularized & parametric modeling methodology.
Modularized & parametric modeling methodology. Active Device Passive Device Vias Foot print Lid Wall floor PWB Ceramic Taxonomy Technique Mechanical Component Library Analysis model Thermal Structural
More informationKeysight EEsof EDA Planar Electromagnetic (EM) Simulation in ADS. Demo Guide
Keysight EEsof EDA Planar Electromagnetic (EM) Simulation in ADS Demo Guide 02 Keysight Planar Electromagnetic (EM) Simulation in ADS - Demo Guide Keysight ADS provides two key electromagnetic simulators
More informationChip Scale Package and Multichip Module Impact on Substrate Requirements for Portable Wireless Products
Chip Scale Package and Multichip Module Impact on Substrate Requirements for Portable Wireless Products Tom Swirbel Motorola, Inc. 8000 W. Sunrise Blvd. Plantation, Florida Phone: 954-7-567 Fax: 954-7-5440
More informationFinFET Technology Understanding and Productizing a New Transistor A joint whitepaper from TSMC and Synopsys
White Paper FinFET Technology Understanding and Productizing a New Transistor A joint whitepaper from TSMC and Synopsys April, 2013 Authors Andy Biddle Galaxy Platform Marketing, Synopsys Inc. Jason S.T.
More informationAWR. White Paper. Exactly How Electromagnetic Should Be Part of a Design Flow! introduction
Extract Flow introduction Modern RF/microwave design flows make extensive use of electromagnetic (EM) analysis in many ways, and its co-existence and concurrency with circuit design and analysis can not
More informationCHAPTER 1 INTRODUCTION
CHAPTER 1 INTRODUCTION Rapid advances in integrated circuit technology have made it possible to fabricate digital circuits with large number of devices on a single chip. The advantages of integrated circuits
More informationKeysight Technologies Quick Start Guide for ADS in Power Electronics. Demo Guide
Keysight Technologies Quick Start Guide for ADS in Power Electronics Demo Guide 02 Keysight Quick Start Guide for ADS in Power Electronics - Demo Guide Why Evaluate ADS? Trends in Switched Mode Power Supplies
More informationPackage (1C) Young Won Lim 3/20/13
Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published
More informationTechSearch International, Inc.
Silicon Interposers: Ghost of the Past or a New Opportunity? Linda C. Matthew TechSearch International, Inc. www.techsearchinc.com Outline History of Silicon Carriers Thin film on silicon examples Multichip
More informationPackage (1C) Young Won Lim 3/13/13
Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published
More informationDetailed Presentation
Detailed Presentation PDK Leadership - Developing and Delivering High Quality PDKs Simucad PDKs are being rapidly adopted worldwide by leading foundries and design houses because of their quality and ease
More informationRealize Your Product Promise. DesignerRF
Realize Your Product Promise DesignerRF Four-element antenna array showing current distribution and far-field gain, created in DesignerRF using layout editor and solved via HFSS with Solver on Demand technology
More informationUsing PXI, TestStand, LabVIEW and some ingenuity to create a high throughput solution
Using PXI, TestStand, LabVIEW and some ingenuity to create a high throughput solution Presenter: Paul Attwell CEng. Customer Application Specialist, Circuit Check 1 Introduction Hardware Software Sum up
More informationDFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group
I N V E N T I V E DFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group Moore s Law & More : Tall And Thin More than Moore: Diversification Moore s
More informationIs Smaller Better? By Rick Cory, Skyworks Solutions, Inc.
Is Smaller Better? By Rick Cory, Skyworks Solutions, Inc. RF/microwave design can be challenging, to say the least. Even with the impressive advances in computer aided design (CAD) software of the past
More informationVirtuoso Layout Suite XL
Accelerated full custom IC layout Part of the Cadence Virtuoso Layout Suite family of products, is a connectivity- and constraint-driven layout environment built on common design intent. It supports custom
More informationWhite Paper. The Case for Developing Custom Analog. Custom analog SoCs - real option for more product managers.
The Case for Developing Custom Analog Custom analog SoCs - real option for more product managers. White Paper The contents of this document are owned or controlled by S3 Group and are protected under applicable
More information1.4 Other Services Services offered to a broad set of customers, such as product installation and field application support.
1. Services 1.1 Consulting Services Services offered to a unique customer to deliver modified or completed electronic designs, including semiconductor or Semiconductor Intellectual Property (SIP) products,
More informationinemi Roadmap Packaging and Component Substrates TWG
inemi Roadmap Packaging and Component Substrates TWG TWG Leaders: W. R. Bottoms William Chen Presented by M. Tsuriya Agenda Situation Everywhere in Electronics Evolution & Blooming Drivers Changing inemi
More informationA COMMON CORE APPROACH TO RF INTERFACE DESIGNS
A COMMON CORE APPROACH TO RF INTERFACE DESIGNS VTI Instruments Corporation www.vtiinstruments.com Abstract Designing test systems based on commercial-off-the-shelf (COTS) instrumentation can reduce non-recurring
More informationHeterogeneous Integration and the Photonics Packaging Roadmap
Heterogeneous Integration and the Photonics Packaging Roadmap Presented by W. R. Bottoms Packaging Photonics for Speed & Bandwidth The Functions Of A Package Protect the contents from damage Mechanical
More informationIntroduction to AWR Design Flow and New Features for V10
Introduction to AWR Design Flow and New Features for V10 What s New In Version 10 imatch Matching Network Synthesis Matching Network Synthesis Tight integration with AWR tools Excellent starting point
More informationAltiumLive 2017: Novel Thermal Analysis Tool for Altium Designer
AltiumLive 2017: Novel Thermal Analysis Tool for Altium Designer Bernd Schröder Fraunhofer IZM, Berlin Munich October 24-25, 2017 Agenda 1 Fraunhofer Institute for Reliability and Microintegration IZM
More informationPDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05
PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05 Silvaco s What is a PDK? Which people build, use, and support PDKs? How do analog/mixed-signal/rf engineers use a PDK to design ICs? What is an analog/mixed-signal/rf
More informationThe Design of 2.4GHz LTCC Band-Pass Filters with Enhanced Stop-Band Characteristics Leung Wing Yan Kitty Sept. 15, 2001
ADS Application Notes Microwave Laboratory, Department of Electronic Engineering The Chinese University of Hong Kong The Design of 2.4GHz LTCC Band-Pass Filters with Enhanced Stop-Band Characteristics
More informationARCHIVE 2008 COPYRIGHT NOTICE
Keynote Speaker ARCHIVE 2008 Packaging & Assembly in Pursuit of Moore s Law and Beyond Karl Johnson Ph.D. Vice President and Senior Fellow Advanced Packaging Systems Integration Laboratory Freescale Semiconductor
More informationA comprehensive workflow and methodology for parasitic extraction
A comprehensive workflow and methodology for parasitic extraction Radoslav Prahov, Achim Graupner Abstract: In this paper is presented, analysed and assessed a design automation methodology of a tool employed
More informationTechSearch International, Inc.
Alternatives on the Road to 3D TSV E. Jan Vardaman President TechSearch International, Inc. www.techsearchinc.com Everyone Wants to Have 3D ICs 3D IC solves interconnect delay problem bandwidth bottleneck
More informationComparison of RFIC PA Die and Laminate Co-Simulation Methods
Journal of Electrical and Electronic Engineering 2018; 6(4): 111-119 http://www.sciencepublishinggroup.com/j/jeee doi: 10.11648/j.jeee.20180604.12 ISSN: 2329-1613 (Print); ISSN: 2329-1605 (Online) Comparison
More informationAMS DESIGN METHODOLOGY
OVER VIEW CADENCE ANALOG/ MIXED-SIGNAL DESIGN METHODOLOGY The Cadence Analog/Mixed-Signal (AMS) Design Methodology employs advanced Cadence Virtuoso custom design technologies and leverages silicon-accurate
More informationGenesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits
Genesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits Create the following schematics in Figure 1 with Genesys s schematic editor, which depicts two sections of a cascaded microstrip
More informationExpert Layout Editor. Technical Description
Expert Layout Editor Technical Description Agenda Expert Layout Editor Overview General Layout Editing Features Technology File Setup Multi-user Project Library Setup Advanced Programmable Features Schematic
More informationSilicon Photonics Scalable Design Framework:
Silicon Photonics Scalable Design Framework: From Design Concept to Physical Verification Hossam Sarhan Technical Marketing Engineer hossam_sarhan@mentor.com Objective: Scalable Photonics Design Infrastructure
More informationOpenPDK Production Value and Benchmark Results
OpenPDK Production Value and Benchmark Results Philippe MAGARSHACK Executive Vice-President, Design Enablement and Services June 2 nd, 2014 ST s Strong technology portfolio : Several R&D Partnerships &
More informationO N C A D E N C E V I R T U O S O. CHEN, Jason Application Engineer, Keysight Technologies
O N C A D E N C E V I R T U O S O CHEN, Jason 2018.05.08 Application Engineer, Keysight Technologies Introduction to Momentum Momentum Features for RFIC Design Circuit/EM Cosimulation Flow on Cadence Virtuoso
More informationAIM Photonics: Manufacturing Challenges for Photonic Integrated Circuits
AIM Photonics: Manufacturing Challenges for Photonic Integrated Circuits November 16, 2017 Michael Liehr Industry Driving Force EXA FLOP SCALE SYSTEM Blades SiPh Interconnect Network Memory Stack HP HyperX
More informationMMA044AA Datasheet 6 GHz 18 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier
MMA044AA Datasheet 6 GHz 18 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA:
More informationPassive MMIC 60GHz Equalizer
Page 1 The is a passive MMIC equalizer. It is a positive gain slope equalizer designed to pass DC to 60GHz. Equalization can be applied to reduce low pass filtering effects in both RF/microwave and high
More informationEngineering 1000 Chapter 6: Abstraction and Modeling
Engineering 1000 Chapter 6: Abstraction and Modeling Outline Why is abstraction useful? What are models? how are models different from theory and simulation? Examples from microelectronics Types of model
More informationInnovative 3D Structures Utilizing Wafer Level Fan-Out Technology
Innovative 3D Structures Utilizing Wafer Level Fan-Out Technology JinYoung Khim #, Curtis Zwenger *, YoonJoo Khim #, SeWoong Cha #, SeungJae Lee #, JinHan Kim # # Amkor Technology Korea 280-8, 2-ga, Sungsu-dong,
More informationOpenAccess based architecture for Neolinear s Rapid Analog Design Flow
OpenAccess based architecture for Neolinear s Rapid Analog Design Flow Bogdan Arsintescu, David Cuthbert, Elias Fallon, Matt Phelps Abstract Developing tools for today s analog and mixed-signal design
More informationECE520 VLSI Design. Lecture 1: Introduction to VLSI Technology. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 1: Introduction to VLSI Technology Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Course Objectives
More informationKeysight Technologies How to build a fixture for use with the Keysight Cover-Extend Technology. Application Note
Keysight Technologies How to build a fixture for use with the Keysight Cover-Extend Technology Application Note Introduction Cover-Extend Technology (CET) is Keysight s latest limited access solution for
More informationHigh Volume Manufacturing Supply Chain Ecosystem for 2.5D HBM2 ASIC SiPs
Open-Silicon.com 490 N. McCarthy Blvd, #220 Milpitas, CA 95035 408-240-5700 HQ High Volume Manufacturing Supply Chain Ecosystem for 2.5D HBM2 ASIC SiPs Open-Silicon Asim Salim VP Mfg. Operations 20+ experience
More informationFlexible Hybrid Electronics Solutions for Wearable Sensor Systems. Richard Chaney American Semiconductor, Inc.
Flexible Hybrid Electronics Solutions for Wearable Sensor Systems Richard Chaney American Semiconductor, Inc. What is a Flexible Hybrid System (FHS)? Printed Electronics Low Cost, R2R, Large Format Flexible
More informationEEC 134 RF/MICROWAVE DESIGN-WINTER 2017 Professor. Xiaoguang Leo Liu Team TEAM Lap Hoang RF System Design on KiCad and Soldering
EEC 134 RF/MICROWAVE DESIGN-WINTER 2017 Professor. Xiaoguang Leo Liu Team TEAM Lap Hoang RF System Design on KiCad and Soldering Abstract This paper presents the process of how we transform our RF system
More informationHigh Performance Mixed-Signal Solutions from Aeroflex
High Performance Mixed-Signal Solutions from Aeroflex We Connect the REAL World to the Digital World Solution-Minded Performance-Driven Customer-Focused Aeroflex (NASDAQ:ARXX) Corporate Overview Diversified
More informationAdvanced Design System - ADS
Advanced Design System - ADS Timo Kumpuniemi Part of Simulations and Tools for Telecommunication Course Contents 1. Introduction 2. Structure of ADS 3. Simulation levels 4. Operating environment 5. Example
More informationDesigning into a Foundry Low Power High-k Metal Gate 28nm CMOS Solution for High-Performance Analog Mixed Signal and Mobile Applications
Designing into a Foundry Low Power High-k Metal Gate 28nm CMOS Solution for High-Performance Analog Mixed Signal and Mobile Applications A Collaborative White Paper by RAMBUS and GLOBALFOUNDRIES W h i
More informationKeysight Technologies Expanding IEEE Std Boundary-Scan Architecture Beyond Manufacturing Test of PCBA
Keysight Technologies Expanding IEEE Std 1149.1 Boundary-Scan Architecture Beyond Manufacturing Test of PCBA Article Reprint This paper was first published in the 2017 IPC APEX Technical Conference, CA,
More informationMMA043AA Datasheet 0.5 GHz 12 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier
MMA043AA Datasheet 0.5 GHz 12 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA:
More informationStacked Silicon Interconnect Technology (SSIT)
Stacked Silicon Interconnect Technology (SSIT) Suresh Ramalingam Xilinx Inc. MEPTEC, January 12, 2011 Agenda Background and Motivation Stacked Silicon Interconnect Technology Summary Background and Motivation
More informationTechnologies and Tools for µe design
Technologies and Tools for µe design What can CERN offer -PH-ESE Outline Technologies and Tools Status ASIC Testing infrastructure Packaging common needs 2 1 - ASIC Technologies CMOS 130 and 90 nm RF technologies,
More informationKeysight Technologies ABCs of Writing a Custom Boundary Scan Test
Keysight Technologies ABCs of Writing a Custom Boundary Scan Test Article Reprint This article was first published in Circuits Assembly, Printed Circuit Design and Fab in October, 2014. Reprinted with
More informationAdvanced Simulation Technologies
Advanced Simulation Technologies PHY Layer Communication Design with SystemVue Agilent EEsof EDA Ingo Nickeleit, Application Engineer ingo_nickeleit@agilent.com November 2009 http://www.agilent.com/find/eesof
More informationTaming the Challenges of Advanced-Node Design. Tom Beckley Sr. VP of R&D, Custom IC and Signoff, Silicon Realization Group ISQED 2012 March 20, 2012
Taming the Challenges of Advanced-Node Design Tom Beckley Sr. VP of R&D, Custom IC and Signoff, Silicon Realization Group ISQED 2012 March 20, 2012 The custom design community Designers ( Relaxed attitude
More informationCollaborate to Innovate FinFET Design Ecosystem Challenges and Solutions
2013 TSMC, Ltd Collaborate to Innovate FinFET Design Ecosystem Challenges and Solutions 2 Agenda Lifestyle Trends Drive Product Requirements Concurrent Technology and Design Development FinFET Design Challenges
More informationLost in the Bermuda Triangle: Energy, Complexity, and Performance. Dennis Abts Cray Inc.
Lost in the Bermuda Triangle: Energy, Complexity, and Performance Dennis Abts Cray Inc. Exploring Uncharted Waters 1. what does complexity mean to you? 2. What takes the most time to verify in your designs?
More informationSolutions Spotlight Fall 2009
Solutions Spotlight Fall 2009 Skyworks Solutions Skyworks Solutions, Inc. is an innovator of high reliability analog and mixed signal semiconductors. Leveraging core technologies, Skyworks offers diverse
More informationProcess Design Kit for for Flexible Hybrid Electronics (FHE-PDK)
Process Design Kit for for Flexible Hybrid Electronics (FHE-PDK) Tsung-Ching Jim Huang, PhD Sr. Research Scientist, Hewlett Packard Labs MEPTEC2018 Outline Introduction Modeling and design needs for flexible
More informationDATASHEET VIRTUOSO LAYOUT SUITE GXL
DATASHEET Part of the Cadence Virtuoso Layout Suite family of products, is a collection of fully automated layout capabilities such as custom placement and routing, layout optimization, module generation,
More informationPackaging Innovation for our Application Driven World
Packaging Innovation for our Application Driven World Rich Rice ASE Group March 14 th, 2018 MEPTEC / IMAPS Luncheon Series 1 What We ll Cover Semiconductor Roadmap Drivers Package Development Thrusts Collaboration
More informationUNIT IV CMOS TESTING
UNIT IV CMOS TESTING 1. Mention the levels at which testing of a chip can be done? At the wafer level At the packaged-chip level At the board level At the system level In the field 2. What is meant by
More informationENHANCED TOOLS FOR RISC-V PROCESSOR DEVELOPMENT
ENHANCED TOOLS FOR RISC-V PROCESSOR DEVELOPMENT THE FREE AND OPEN RISC INSTRUCTION SET ARCHITECTURE Codasip is the leading provider of RISC-V processor IP Codasip Bk: A portfolio of RISC-V processors Uniquely
More informationCMP Model Application in RC and Timing Extraction Flow
INVENTIVE CMP Model Application in RC and Timing Extraction Flow Hongmei Liao*, Li Song +, Nickhil Jakadtar +, Taber Smith + * Qualcomm Inc. San Diego, CA 92121 + Cadence Design Systems, Inc. San Jose,
More informationFOUNDRY SERVICES. RF & mm-wave Applications. 1GHz 2GHz 5GHz 10GHz 20GHz 50GHz 100GHz
FOUNDRY SERVICES UMS has developed a proven family of GaAs based processes for high performance low noise and high power MMICs. These processes are extensively used by foundry customers and by UMS to offer
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. Z-PACK TinMan Connector Routing. Report # 27GC001-1 May 9 th, 2007 v1.0
I N T E R C O N N E C T A P P L I C A T I O N N O T E Z-PACK TinMan Connector Routing Report # 27GC001-1 May 9 th, 2007 v1.0 Z-PACK TinMan Connectors Copyright 2007 Tyco Electronics Corporation, Harrisburg,
More informationTQPED MMIC Design Training
TQPED MMIC Design Training Outline Installation and Use of the Library AWR AWR Design Kit (PDK Process Design Kit) ICED Layout Kit Create a new document using the Library Environment Setup Hotkeys Background
More informationOutline. Darren Wang ADS Momentum P2
Outline Momentum Basics: Microstrip Meander Line Momentum RF Mode: RFIC Launch Designing with Momentum: Via Fed Patch Antenna Momentum Techniques: 3dB Splitter Look-alike Momentum Optimization: 3 GHz Band
More informationMaximizing Cost Efficiencies and Productivity for AMOLED Backplane Manufacturing. Elvino da Silveira
Maximizing Cost Efficiencies and Productivity for AMOLED Backplane Manufacturing Elvino da Silveira Agenda Introductions & Trends Consumer products driving AMOLED Adoption! Lithography Challenges Devices
More informationSilicon Photonics System Integration by Ultra High Precision Photonic Packaging Techniques
Silicon Photonics System Integration by Ultra High Precision Photonic Packaging Techniques Dr. Henning Schröder, Fraunhofer IZM Dr. Henning Schröder Fraunhofer IZM, Berlin fon: ++49 30 46403-277, fax:
More informationLAB EXERCISE 3B EM Techniques (Momentum)
ADS 2012 EM Basics (v2 April 2013) LAB EXERCISE 3B EM Techniques (Momentum) Topics: EM options for meshing and the preprocessor, and using EM to simulate an inductor and use the model in schematic. Audience:
More informationPIC design across platforms. Ronald Broeke Bright Photonics
PIC design across platforms Ronald Broeke Bright Photonics OUTLINE Introduction PIC applications & designs MPW Materials & platforms Design modules PICs in Phoxtrot Design House for Photonics ICs Custom
More information1.4. Electronic Products. Contents Description E33 esm Keypad Multiplexed Switch Module Product Selection...
.4 Electronic Products Product Description Sealed Multiplexed Master Module using a LIN sub bus to communicate with up to seven expansion modules. Eaton is pleased to introduce the newest line of multiplexed
More informationAgilent 85194K IC-CAP BSIM4 Modeling Package
Agilent 85194K IC-CAP BSIM4 Modeling Package Technical Overview The BSIM4 Modeling Package The BSIM4 Modeling Package offers a complete DC-to-RF CMOS modeling toolkit for U.C. Berkeley s BSIM4 model. Developed
More information2000 Technology Roadmap Optoelectronics. John Stafford, Motorola January 17, 2001
2000 Technology Roadmap Optoelectronics John Stafford, Motorola January 17, 2001 Optoelectronic Roadmap Agenda Optoelectronics Market Overview Optical Communications Roadmap Optical Communications Technology
More informationAIM Photonics Silicon Photonics PDK Overview. March 22, 2017 Brett Attaway
AIM Photonics Silicon Photonics PDK Overview March 22, 2017 Brett Attaway Silicon Photonics Process Design Kits (PDK) PDK 3 technologies, 2 major releases/year Full (active)- v1.0 available now Passive-
More informationIntegration With the Business Modeler
Decision Framework, J. Duggan Research Note 11 September 2003 Evaluating OOA&D Functionality Criteria Looking at nine criteria will help you evaluate the functionality of object-oriented analysis and design
More informationTransceiver Strategies for 3.5G Handsets Next Generation Handsets Series
Transceiver Strategies for 3.5G Handsets Next Generation Handsets Series TABLE OF CONTENTS 1. INTRODUCTION...1-1 1.1 3.5G Handset Transceivers...1-1 1.2 Transceivers Present Formidable Challenges...1-2
More information