Vidyalankar. Vidyalankar T.E. Sem. V [CMPN] Microprocessors Prelim Question Paper Solution. 1. (a)
|
|
- Albert Stephens
- 5 years ago
- Views:
Transcription
1 1. (a) Step 1 : Total EPROM required Chip size available No.of chips required = 2 T.E. Sem. V [CMPN] Microprocessors Prelim Question Paper Solution = 64 KB = 32 KB No.of sets required = Set 1 = Ending address = FFFFF H Set size = 32 KB 2 = 64 KB Starting address 0FFFF H = FFFFF 0FFFF = F0000H Even Bank Odd Bank Starting address F0000 H F0001 H Ending address FFFFEH FFFFF H Step 2 : Total SRAM required = 32 KB Chip size available = 16 KB No.of chips required = 2 No.of sets required = Set 1 : Starting address = H Set size = 16 KB 2 = 32 KB 07 FFF H Ending address = H + 07FFF H = 07FFF H Even Bank Odd Bank Starting address H H Ending address 07FFEH 07FFF H 1113/Engg/TE/Pre Pap/2013/CMPN/Soln/MP 1
2 : T.E. MP A 19 A 18 A 17 A 16 A 15 A 14 A 13 A12 A 11 A 10 A 9 A 8 A 7 A 6 A 5 A 4 A 3 A 2 A 1 A 0 RAM Set 1 y 0 EPROM Set 1 y.y EB OB EB OB SA = 00000H EA =07FFEH SA = H EA = 07FFF H SA=F0000H EA=FFFFEH SA=F0001H EA=FFFFF H Step 3 : I/O MAP Fig. (1) shows the implementation of a 16 bit input and 16 bit o/p port Set 1 EB OB 0 1 P A 8255 (Even Bank) P B Fig. 1 P A 8255 (odd Bank) P B 16 bit input 16 bit input A 7 A 6 A 5 A 4 A 3 A 2 A 1 A 0 PA = 00H PB = 02H PC = 04H CW = 06H PA = 01H PB = 03H PC = 05H CW = 07H /Engg/TE/Pre Pap/2013/CMPN/Soln/MP
3 Prelim Question Paper Solution 2. (a) Addressing modes of 8085 There are 5 addressing modes available in 8085 to address the data (operand). i) Immediate addressing mode : In this mode, the data is a part of the instruction itself. e.g. MVI A, 30 H. In the above example, the data i.e., 30 H which is to be moved into accumulator is specified as a part of the instruction, hence it is immediate addressing. A CC X X MVI A, 30 H (Before execution) A CC 30 H (After execution) ii) Register addressing mode : In this mode, the register that contains the operand is specified as a part of the instruction. e.g. MOV A, B 1113/Engg/TE/Pre Pap/2013/CMPN/Soln/MP 3
4 : T.E. MP A CC MOV A CC B XX 30 H (Before execution) A, B B 30 H 30 H (After execution) In the above example, the data (i.e. 30 H) to be moved into accumulator is available in B register and the instruction specifies that the contents of B register is to be moved to accumulator. Hence it is register addressing mode. iii) Direct addressing mode : In this mode, the address of memory location that contains the operand is specified as a part of the instruction. e.g. memory LDA A CC XX 2050 H 30 H (Before execution) A CC 2050 H 30 H 2050 H 30 H (After execution) In the above example, the address of memory location (i.e., 2050 H) which contains the operand 30H to be loaded in accumulator is specified in the instruction hence it is direct addressing mode. iv) Indirect addressing mode : In this mode, the register pair that contains the address of memory location which contains the operand is specified in the instruction. e.g. A CC B C memory XX 2050 H 2050 H 30 H (Before execution) LDAX B A CC B C memory 30H 2050 H 2050 H 30 H (After execution) In this above example, the register pair B (i.e., BC) that contains the address 2050H of a memory location which has the operand 30 H is specified in the instruction. Hence, the above instruction is of the type indirect addressing mode. v) Implicit/Implied addressing mode : In this addressing mode, no specification about the operand is specified in the instruction, since the microprocessor knows the operand internally as it is fixed. e.g. RAL This instruction means rotate left the contents of accumulator through carry by 1 bit. In this instruction the accumulator that contains the operand is not specified in the instruction, rather the microprocessor is aware about the operand as this instruction only operates on accumulator, hence this instruction is implied or implicit addressing mode /Engg/TE/Pre Pap/2013/CMPN/Soln/MP
5 Prelim Question Paper Solution 2. (b) 8086 Architecture Block Diagram : 8086 is a 2 stage p divided into Bus interface unit and Execution Unit. Bus Interface Unit It performs the following operations. i) It responds to the execution units demand to fetch instructions or data which has higher priority. ii) It generates 20 bit physical address for memory. iii) It executes Bus cycles. iv) It accesses external memory and I/O modules. v) It fetches op code into instruction byte queue or data through its 16 bit data bus. EU demands for instruction bytes which are provided from the 6 byte queue of the BIU. The BIU fetches 2 or more bytes ahead of time to fill the queue. If the queue is full and there is no demand from EU side, BIU executes idle cycles. If the EU demands in between the bus cycle, BIU completes the current bus cycle and then responds to the EU s demands. Fetching instruction bytes ahead of time is called Pipelining. 1113/Engg/TE/Pre Pap/2013/CMPN/Soln/MP 5
6 : T.E. MP BIU contains Segment Registers, Instruction pointer, Address Conversion Mechanism & 6 byte pre fetched queue. Segment Registers 8086 provides four 16 bit segment register. (1) Code Segment Register (2) Data Segment Register (3) Stack Segment Register (4) Extra Segment Register 1) Code Segment Register (CS) : It holds the segment address or base address of a program memory. Contents of this register can only be modified through branch instructions. 2) Data Segment Register (DS) : It holds the upper (higher) 16 bits of the base address of data memory. 3) Stack Segment Register (SS) : It holds the higher 16 bits of the base address of stack memory. 4) Extra Segment (ES) : It holds the higher 16 bits of the base address of extra memory which is used to support the data memory. Instruction Pointer (IP) : It is a 16 bit register that hold the offset address of program memory. It is used with CS to fetch instruction bytes. The contents of IP can also be modified by only branch instructions. Address Conversion Mechanism : It is a part of Bus Interface Control block. It generates 20 bit physical address of memory by using 16 bit segment address and 16 bit offset address. The 20 bit address generated is placed on the address bus. It shifts the segment address left by 4 bits and add s zeros on the lower nibble position. It then add s the offset address to the shifted contents to generate the actual 20 bit physical address. 16 bit segment address is provided by CS, DS, SS or ES. 16 bit offset is provided by IP or EU. Instruction Byte Queue : It is a 6 byte (FIFO) queue. The BIU fetches the contents of program (CS) memory into this queue. It does not fetch the contents of data memory, stack memory or extra memory. It executes instruction fetch cycles until the queue is full. When JMP or CALL instruction is executed which transfers the control of program the next sequential instruction, now the instructions are not required. Therefore the queue is dumped (Cleared) and is filled from the contents of JUMP location/call location in CS memory. Execution Unit : It performs the following operations 1. It takes instruction byte from the queue and loads Opcode bytes into Instruction Register and operand bytes into General Purpose Register or Special Purpose Register. 2. It decode the instructions. 3. It performs arithmetic, logic, data transfer & decision making operations. 4. It sends request Signal to BIU to access the external memory input/output module. 5. It operates with respect to T states. It contains four 16 bit General Purpose Register, four 16 bit Special Purpose Registers, ALU, flag resister, Operand register, Instruction register, Instruction decoder and Timing and Control unit. General Purpose Registers 8086 provides only four 16 bit general purpose register. They are AX, BX, CX, DX. Each of these registers can be used as two 8 bit register (AH, AL, BH, BL, CH, CL, DH & DL) AX : AX is always used to hold I/O data. It is used to hold operands and results during execution of multiplication and division instruction. It functions as Accumulator in string operations. BX : In base relative addressing mode it holds the offset address of data memory. CX : It indicates length of string in string operations. It holds count value during the execution of loop instruction. It indicates no. of times the contents of accumulator is to be shifted or rotated to right or left. DX : It is used with AX to hold the result of multiplication and division. It is used to hold the address of I/O port in Indirect I/O addressing mode /Engg/TE/Pre Pap/2013/CMPN/Soln/MP
7 Prelim Question Paper Solution 3. (a) Special Purpose Registers 8086 provides four 16 bit special purpose registers viz. (1) Stack Pointer (2) Base Pointer (3) Source Index (4) Destination Index. Stack Pointer Register (SP) : It is used with SS to access stack memory which operates in LIFO mode SP is always used by PUSH, POP, CALL and RETURN instruction. Base Pointer (BP) : It is used to hold offset of stack memory in Random Access Mode. It is used with SS so that any Intermediate Location in the stack can be accessed directly. It can be used with CS, DS or SS with Segment over ride prefix. Source Index (SI) : It is used to hold offset address of data memory in normal operation. And offset address of source block in data segment for string operation. Used with CS, SS, ES registers. Destination Index (DI) : It is used to hold offset address of data memory in normal operation and offset address of destination block in extra segment for string operation. Only used with ES register. Arithmetic & Logic Unit : It performs 8 bit/16 bit addition, subtraction logical and And, or Ex or and complement operation. Instruction Register : It is an 8 bit register which fetches the Opcode byte from queue. Instruction Decoder : Decodes the contents of instruction register and sends decoded information to Timing and Control circuitry. Timing and Control Circuit : It operates with respect to clock and synchronizes the operation of different modules on the chip. i) 8086 uses 16 bit base address & 16 bit effective address to from the physical address of the desired location e.g. If CS = 4000H IP = 1250H Logical address physical address = (4000)16 (16)16 + (1250)16 = (40000)16 + (1250)16 = (41250)16 Thus physical address of 8086 is 20 bit wide. So it can access 1 MB memory (220 8 = 1MB) = = KB) This 1 MB memory is divided into 16 memory segment each of 64 KB ii) 8086 can access at a time only four memory segments. They are CS, DS, SS, Es memory. Functions: CS memory: To store instruction fetch operands. DS memory: To store data. SS memory: To perform stack operations. ES memory: To perform string operations. Selection of above memories is done with the help of 4 segment registers which store the base address. These are CS code segment, DS data segment, SS stack segment, ES extra segment. Physical address is the actual address used by the microprocessor to address any location. It is formed by combining one or more logical addresses in a proper way. Logical addresses give part of actual address of the memory location. They are limited by size of internal registers. e.g. If CS = 4000H IP = 1250H Logical address physical address = (4000)16 (16)16 + (1250)16 = (40000)16 + (1250)16 = (41250)16. This is actual address of the location. Advantages i) It permits programmer to access 1 MB memory even through address associated with the instruction is 16 bit. 1113/Engg/TE/Pre Pap/2013/CMPN/Soln/MP 7
8 : T.E. MP ii) Instruction, data, stack of a program can be more than 64KB memory. iii) It permits separate memory area for instruction, data or stack. so one program can work on different sets of data. iv) This method is very useful in multiprogramming. 3. (b) 4. (a) Disadvantages : Even though the memory capacity is 16 64KB, microprocessor can access at a time only 4 64KB memory. MOV AX, 0000H MOV DS, AX ; Initialize DS MOV ES, AX ; Initialize ES MOV SI, 0200H ; Initialize SI MOV DI, 0300H ; Initialize DI MOV CX, 000CH ; Initialize counter = Length of string CLD ; clear direction flag BACK :MOVSB ; move string byte from source to destination DEC DI DEC DI DEC CX JNZ BACK INT A5 ; Halt There are 2 formats for CWR which is descriminated by bit D 7 of CWR. (i) CWR format for BSR mode (when bit D 7 = 0). D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 0 X X X BSR mode Not used generally set to 0 Select the Port C bit D 3 D 2 D PC PC PC PC PC PC PC PC 7 Port C bit 0 Reset 1 Set This mode is available to Port C only. Individual bits of Port C can be set on reset by writing appropriate command in CWR. D 3, D 2 and D 1 bits position of the command identifies the Port C bit which is to be affected and the D 0 bit of command specifies whether to set or reset the bit selected by D 3, D 2 & D /Engg/TE/Pre Pap/2013/CMPN/Soln/MP
9 Prelim Question Paper Solution (ii) CWR format for I/O mode (D 7 = 1). D 7 D 6 D 5 D 4 D 3 D 2 D 1 D (b) I/O mode (i) Mode 0 : CLK WR 1 GATE 0 OUT n = Port C lower (PC o PC 3 ) 0 output 1 input Port B (PB o PB 7 ) 0 output 1 input Mode of Port B 0 mode 0 1 mode 1 Port C upper (PC 4 PC 7 ) 0 output 1 input Port A (PA 0 PA 7 ) 0 output 1 input Mode for Port A 00 mode 0 01 mode 1 1X mode 2 1 GATE 0 OUT WR OUT n = 4 n = GATE /Engg/TE/Pre Pap/2013/CMPN/Soln/MP 9
10 : T.E. MP 1) After control word is written in CWR GATE pin is held low. 2) Once the count is loaded into the selected counter, counting starts and OUT pin is made low if it is not low. 3) When Terminal count is reached OUT pin goes high and remains high until count is reloaded. (Case 1) 4) This high status of OUT pin can be used to interrupt p on trap, RST 7.5, RST 6.5 & 5.5 or IR pin of ) If GATE goes low while counting then counter stops counting till GATE goes high again (Case 2). 6) If counter is loaded with new count values, when counting was in progress then current count is lost and counter starts with new count (Case 3). (ii) Mode 1 : 8254 as 1 Shot/Monostable 1) After control word is written, the out pin is held in high state. 2) After loading the counter, counting does not start (until a trigger appears on GATE input). 3) Counting starts after trigger is applied at GATE input (i.e. rising edge arrives at GATE input) and OUT pin goes low. 4) OUT pin goes high on Terminal count (Case 1). 5) If GATE goes low counting is not affected. 6) If GATE goes low to high i.e. new rising edge arrives when counting is in progress then some original count gets reloaded and counter starts counting again. (Case 2) 7) If new count is loaded then present count is not affected and hence duration of pulse will not be affected. 8) OUT pin can be used to interrupt p in TRAP, RST 7.5, 6.5 and 5.5 or IR pin of Then counter of 8254 can work as programmable mono stable multivibrator where pulse duration can be changed by writing new count values. CLK WR CASE 1 : 1 n = 3 GATE OUT CASE 2 : 1 GATE 0 OUT (iii) Mode 3 : Square Wave generator 1) OUT pin remains high for half of the count and low for remaining half of the count; if even count is loaded. 2) If ODD count is loaded, then OUT pin remains high for n 1 counts and low for n counts where n is the value of count loaded. 3) For even count, count decrements by 2 on falling edge of every clock pulses (Case 1). 4) For ODD count on first clock pulse count decrements by 1 and on subsequent clock pulses count decrements by 2. After Terminal count, OUT pin goes low and on first clock pulse count decrements by 3 and on subsequent clock pulses count decrements by 2. (Case 2) /Engg/TE/Pre Pap/2013/CMPN/Soln/MP
11 Prelim Question Paper Solution 5) On reaching Terminal count pin changes the state, counter is reloaded and process repeats. 6) High level at gate is must for counting. Low level at GATE disables counting and forces OUT pin high. Rising edge at GATE reloads the counter and counting starts. 7) If reloaded with new values, then present period is not affected new value is consider only after present count gets over. It gives continuous waveform being a generator 8) Thus counter of 8254 can work as a square wave generator where period can be controlled by changing the value of count. CLK WR Case 1 : 1 even GATE count 0 Case 2 : odd count (iv) Mode 5 : Hardware Triggered Stroke CLK WR OUT OUT CASE 1: 1 GATE 0 OUT CASE 2: 1 GATE 0 OUT n n = 6 LASTCOUNT n = 4 n = 7 LASTCOUNT / / /6 n/2 C.C n/2 C.C / / /7 n 1 C.C n 1 2 C.C ) Out pin is initially high after control word is written. 2) Counting does not start after initializing or loading the counter even if GATE is high. 3) Counting starts when trigger is applied at GATE i.e. rising edge must arrive at GATE. 4) OUT pin goes low only for one clock cycle after Terminal count is reached (Case 1) 5) If GATE goes low the OUT pin is forced high and counting stops. Counting begins from start when rising edge arrives at GATE (Case 2). 6) If new count is loaded, then old count is lost ((if counting was going on) and counter starts from new count). 7) Counter does not give continuous waveforms because it is not a generator. 1113/Engg/TE/Pre Pap/2013/CMPN/Soln/MP 11
12 : T.E. MP 5. (a) 5. (b) 5. (c) The 8259 can 1. Manage 8 interrupts 2. Vector the interrupt request anywhere in the memory map. 3. Resolves eight levels of interrupt priorities in a variety of modes 4. Mask each interrupt request individually. 5. Read the status of pending interrupts, in service interrupts and masked interrupts 6. Be set up to accept either level triggered ( ) or edge triggered ( )interrupt request 7. Can be expanded to 64 priority levels by cascading additional 8259s 8. Can be set up to work with either the 8085 p mode/8086/8088 p mode 1. Fully Nested Mode : It is a general purpose mode. IR 0 highest priority IR 1 lowest priority Any IR can be assigned to highest priority In that case priority sequence will begin at that IR. e.g. IR 4 has highest priority then IR 0 IR 1 IR 2 IR 3 IR 4 IR 5 IR 6 IR lowest priority 0 Highest priority 2. Automatic Rotation Mode : In this mode, device after being serviced, receives the lowest priority. e.g. IR 4 is just being serviced IR 0 IR 1 IR 2 IR 3 IR 4 IR 5 IR 6 IR Specific Rotation Mode : This mode is similar to Automatic Rotation Mode except that the user can select any IR for the lowest priority, thus fixing all other priorities INTERRUPT VECTOR TABLE (IVT): In 8086, the first 1KB memory from to 003FF is used for IVT. This table stores the values of IP & CS of each ISR & so physical address of that ISR can be calculated. To store physical address of each ISR we need 4 memory locations therefore this table can give physical addresses of 256 ISRs (i.e = K). These ISRs are known as CSH Type 0, Type1,., Type 255. CSL Interrupt Sequence: IPH Whenever microprocessor is interrupted the following IPL action takes place. It is known as Interrupt sequence. For Eg: Consider Type 35 ISR, The following action takes place 1) PUSH contents of Flag Register, CS, IP (i.e. FCI) into the stack memory pointed by SP. Now, SP is decremented by 6. 2) Trap flag (TF) is stored temporarily i.e. TEMP = TF. 3) TF & IF are cleared i.e. TF = 0 & IF = 0. 4) Physical address of IVT is calculated as CSH follows CSL PA = 4 35 = (140) 10 = (8C) 16 = (0008C) 16. The IPH contents of 0008C, 0008D is placed in IP, then IPL contents of 0008E, 0008F is placed in CS. CSH Now, physical address of ISR is calculated by using CSL contents of CS & IP. 5) Microprocessor begins to execute ISR. IPH IPL /Engg/TE/Pre Pap/2013/CMPN/Soln/MP
13 Prelim Question Paper Solution 6) At the end of ISR, the instruction IRET is executed. Now, microprocessor comes back to main program by poping the contents of memory pointed by SP into IP, CS, FR (flag register). Now, SP is incremented by 6. 7) Microprocessor continues the main program. Dedicated (Or Predefined) Interrupts: Type 0 to Type 4 are known as dedicated interrupts. The reason is these ISRs always perform a particular task. Type 0: Divide by Zero Microprocessor performs Type 0 ISR if after division it is not able to store the result in the destination register. By using this ISR, error can be eliminated. Type 1: Single Step After executing every instruction, microprocessor checks Trap flag TF. If TF = 1, microprocessor executes Type 1 ISR & then comes back to main program. Here it executes next instruction & then again executes Type 1 ISR. This action continues till TF is cleared. This ISR is used to debug the main program. But this method is time consuming. Type 2: NMI Whenever request is present in NMI, then microprocessor executes Type 2 ISR. This ISR is used to answer the request in NMI. Type 3: Breakpoint Whenever microprocessor executes INT instruction, then microprocessor executes Type 3 ISR. this ISR is used for debugging when single stepping is more time consuming i.e. Programmer uses INT instruction after a group of instruction in the main program. Type 4: Overflow Whenever microprocessor executes the INTO instruction it checks overflow flag. If OF is reset, control continues sequentially. If OF is set microprocessor executes Type 4 ISR. This ISR is used to eliminate the error taken place in signed arithmetic. Type 5 to 31 : Reserved. Type 32 to 255 : These are non maskable user defined interrupt types. Interrupt MAIN PRG PUSH FLAG Clear IE & TF PUSH CS PUSH IP Get new CS & IP from IVT using ponter to IVT (T POP IP POP CS POP Flag New CS IP IRET ISR 1113/Engg/TE/Pre Pap/2013/CMPN/Soln/MP 13
14 : T.E. MP 6. (a) 8289 (Bus Arbiter) Host Processor Status Processor Control Signal S 2 S 1 S 0 LOCK CLK CRQLCK RESB ANYRQST IOB Arbitra tion State Generator Control Multi Bus Interface Local Bus Interface INIT BCLK BREQ BPRN BPRO BUSY CBRQ AEN SYSB/RESB Multibus Command Signals System Signals Priority resolving techniques INIT (Initialisation input) : Reset s the 8289 and is normally connected to the system reset signal. BCLK ( Bus Clock Input) : Synchronises all the shared bus masters in system generated by an external master oscillator. BREQ (Bus request output) : It is an individual bus request signal used to request access to the shared bus. BPRN (Bus priority input) : When this signal is low it allows the 8289 to acquire the shared bus on the next falling edge of BCLK signal. BPRO (Bus priority output) : It is sent low so as to grant the priority to the next arbiter in the priority structure. It is meant to resolve priority in a system. BUSY : It is a bidirectional signal. It indicates as output that an 8289 has acquired the shared bus is busy using it. As an input it is used to detect that another 8289 has acquired the shared bus and is busy using it. CBRQ (Common Bus Request) : It is a bidirectional signal which is sent as an output low by the 8289 requesting the access for shared bus. As an input it conveys that some 8289 has requested for the shared bus. CBRQ becomes 0 when the 8289 requires the shared bus and remains low until the 8289 obtains access to the shared bus. LOCK (Lock input) : Prevents the 8289 from allowing any other processor from gaining access to the shared bus. It is received from the LOCK output signal of 8086 which in turn is activated when 8086 is executing a LOCK prefix instruction. CLK (Clock input) : It is generated by the 8284 clk generator and provides synchronization of 8289 with its host processor. CRQLCK (Common Request LOCK input) : It prevents 8289 from surrendering shared bus to any other 8289 in the system. ANYRQST (Any Request) : It is an option that prevents a lower priority processor from gaining access to the shared bus. If it is tied to logic zero normal arbitration occurs and a lower priority processor can gain access to the shared bus. AEN : It is an output signal which controls the operation bus driver or the bus controllers in the system. : This signal when high conveys the 8289 that it is working in IO bus mode and bus is shared only for memory operations. RESB (Resident Bus) : If high it conveys that the 8289 is working as a resident Bus & the control over the shared bus should be obtained depending on SYSB/ RESB signal /Engg/TE/Pre Pap/2013/CMPN/Soln/MP
15 Prelim Question Paper Solution SYSB/ RESB (System Bus/Resident Bus) : This signal is considered only in resident bus mode(i.e. when RESB is high). If this signal is high it means that 8289 must request for access to shared system bus. If 0 it means that the host processor is accessing its local resident bus and hence the shared bus is not requested. 6. (b) 7. (a) Closely coupled configuration Loosely coupled configuration 1] In this 8086 & other processor share 1] This configuration consists of many memory, I/O bus control logic and clock modules, each module may consist of a) generator. Here 8086 is the master or host only 8086 or b) 8086 with 8087 or c) 8086 and supporting processor is slave. with 8089 or d) 8086 with 8087 & 8089 etc Therefore, bus request signal from supporting processor has to be connected to master. 2] Bus access control logic is provided by 2] Many modules share system memory & the master system IO through system bus. therefore, there must be system bus control logic to resolve bus contention problem. For local memory & IO of each module, local buses are used with local bus control logic 3] This configuration is used for small 3] They are used for medium size to large size systems system. 4] They are of 3 types 4] Usually features a) 8086 with co-processor 8087 a) Individual resident bus & a common b) 8086 with IO-processor 8089 system bus c) 8086 with co-processor & IO processor b) Local IO bus & common system bus (8087 & 8089) 5] No problem of bus congestion 5] As the number of modules go on increasing, problem of bus congestion takes place. 6] It can be implemented only in above 3 6] More modules can be added very easily types EIA RS-232C Serial Interface Standard The Electronics Industries Association( EIA) developed a EIA standard RS 232C for handshaking between DTE & DCE DTE Fig. 1 i) This standard specifies the function of 25 signals for serial data transfer. The important signals are TXD, RXD, RTS, CTS, DSR, DTR etc. ii) It also specifies the voltage levels, impedance levels, rise time, fall time, max. bit rate for these signal lines. 1113/Engg/TE/Pre Pap/2013/CMPN/Soln/MP 15
16 : T.E. MP 7. (b) e.g. Logic 1 3 to 15 V Logic 0 +3 to +15 V. iii) To make RS 232C logic compatible with TTL ( 0 to 5V) we use RS 232C line driver MC 1488 ( to convert TTL into RS 232C logic) & RS 232C line receiver MC 1489 ( to convert RS 232C logic into TTL logic) iv) To interface RS 232C 25 signals pin connectors DB 25P & DB 25S are used. Figure 1 shows interfacing of 2 DTEs for proper interfacing. We need cross over connection for this purpose an adapter is used as shown in figure 1. This cross over connection is called Null Modem. Figure 2 shows interfacing of DTE with DCE (modem) for long distance communication through telephone line. There are 5 interrupt lines available. Interrupt line and their characteristics are as follows : Triggering Maskable/ ISR Interrupt line Priority Nonmask address (RST 4.5) 1 Non mask 0024H TRAP (highest) RST maskable 003CH RST maskable 0034H RST maskable 002CH 5 INTR (Lowest) +ve level and edge +ve edge Fig. 2 maskable No fixed address Vectored interrupts MODEM (DCE) Non vectored interrupts +ve level /Engg/TE/Pre Pap/2013/CMPN/Soln/MP
17 Prelim Question Paper Solution 7. (c) Since the ISR address for INTR line is not fixed, microprocessor generates in response an INTA signal. This signal is generated for INTR only and is used to get the information about the ISR address from interrupting device. Flag Register: D 15 D 14 D 13 D 12 D 11 D 10 D 9 D 8 D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 X X X X OF DF IF TF SF ZF X AF X PF X CF D 9 : TF D 10 : IF D 11 : DF D 12 : OF : Trap Flag (Single step) : Interrupt Enable Flag / Interrupt Flag : Direction Flag : Overflow Flag 8086 has following two types of flags: 8085 Flags Control Flags 1) Conditional flags a) Carry flag: This flag is set whenever there is overflow from MSB after performing arithmetic operation, otherwise it is reset (for 8 bit operation, overflow is from B7 bit, for 16 bit operation, overflow is from B15 bit. b) Parity flag: This flag is set if lower order 8 bit of the result consists of even no. of 1 s, otherwise it is reset c) Auxiliary carry flag: This flag is set whenever there is overflow from lower order 4 bits after performing arithmetic operation, otherwise it is reset d) Zero flag: This flag is set whenever the result is zero after performing ALU operation, otherwise it is reset e) Sign flag: This flag is set if MSB of the result is equal to 1 after performing ALU operation, otherwise it is reset (for 8 bit data it is set when B7 = 1, for 16 bit data it is set when B15 = 1). f) Overflow flag: This flag is set if result cannot be stored in destination location, otherwise it is reset. This flag is checked during signed arithmetic operation. It can be checked using an instruction INTO. It will set when i) Overflow from B6 to B7 (or from B14 to B15) & ii) No overflow from B7 (or from B15). 2) Control flags a) Trap flag: When this flag is set, 8086 enters into single stepping mode. In this mode, system will execute one instruction and wait for further direction from the programmer. It is used to debug the program. If it is reset, control continues sequentially. b) Interrupt enable flag: When it is set, 8086 recognizes interrupt INTR. If it is reset, it will not recognize interrupt INTR i.e. INTR is maskable interrupt c) Direction flag: When it is set, content of SI & DI automatically decremented ( by 1 or 2) after executing the string instruction. If it is reset, content of SI & DI are automatically incremented (by 1 or 2) after executing the string instruction. Operand Register : It is not available to the user and is used by the control section to hold the operands and result temporarily. (i) PUSH : PUSH SOURCE The PUSH instruction decrements the stack pointer by 2 and copies a word from a specified source to the location in the stack segment where SP then points. The source of the word can be General purpose register and a segment register or memory. No flags are affected by this instruction. e.g: PUSH BX : decrement SP by 2, copy BX to stack. PUSH DX : decrement SP by 2, copy DS to stack. 7. (d) 1113/Engg/TE/Pre Pap/2013/CMPN/Soln/MP 17
18 : T.E. MP (ii) POP : POP destination The POP instruction copies a word from the stack location pointed to by the stack pointer to a destination specified in the instruction. The destination can be general purpose register, a segment register or a memory location. The data in the stack is not changed. After the word is copied to the specified destination, the stack pointer is automatically incremented by 2 to point to the next word on the stack. No flags are affected by the POP instruction. e.g: POP DX ; copy a word from top of stack to DX ; increment SP by 2. POP DS ; copy a word from top of stack to ; DS increment SP by 2. (iii) XLAT: transfer a byte in AL The contents of the memory location having effective address formed by adding contents of BX & contents of AL is moved into AL. The base address will be in DS. Let [AL] = 04H, [BX] = 1234H, EA = = 1238H. Let DS = 5000H (iv) IMUL: This instruction multiplies a signed byte from some source times a signed byte in AL or a signed word from some source times a signed word in AX. When a byte from some source is multiplied by AL, the signed result will be put in AX. When a word from some source is multiplied by AX, the result can be as large as 32 bits. The high order word of the signed result is put in DX and the low order word of the signed result is put in AX. If the magnitude of the product does not require all the bits of destination, the unused bits will be filled with copies of the sign bit. If the upper byte of a 16 bit result or the upper word of 32 bit result contain only copies of the sign bit then CF & OF will both be zero. If the upper byte of 16 bit result or the upper word of 32 bit result contains part of product CF & OF will both be 1. Examples : 1) AL = = (69) 10 BL = = (14) 10 IMUL BL AX = 03C6H = (966) 10 MSB = 0, positive result, magnitude in true form SF = 0, CF, OF = 1 2) AL = = -(28) 10 BL = = +(59) 10 IMUL BL AX = F98CH = (1652) 10 MSB = 1, negative result magnitude in 2 s complement event. SF, CF, OF = /Engg/TE/Pre Pap/2013/CMPN/Soln/MP
19 Prelim Question Paper Solution (v) DAA ( Decimal Adjust for Addition): The DAA instruction follows the ADD instruction to adjust the result into a BCD result. It works only on AL Example : 7. (e) Mixed mode programming with C-Lang and Assembly C provides extremely fast and compact object code, but it is not as fast and compact as object code generated by an excellent programmer using assembler. It is true that time needed to write program in an assembly language is more than using higher level language. However, there are special cases where a specific function is coded in assembly language to decrease its execution time. For example : A floating point math package might be coded in assembler because it is used frequently and has great effect on the execution speed of a program that uses it. There are also situations in which special hardware devices need exact timing and it is must to write program in assembly language to meet this strict timing requirement. Certain instructions can not be executed by a C program. For Example : There is no built in bit wise rotate operation in C. To efficiently perform this it is necessary to use assembly language routine. Though C is Efficient and Powerful, we some times require to write a routine using assembly language to : i) Increase speed and efficiency of the routine. ii) Perform some machine specific function unavailable in Microsoft C and turbo C. iii) Use third party routines. 1113/Engg/TE/Pre Pap/2013/CMPN/Soln/MP 19
Intel 8086 MICROPROCESSOR. By Y V S Murthy
Intel 8086 MICROPROCESSOR By Y V S Murthy 1 Features It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 2 20 memory locations (1 MB). It can support up to 64K I/O ports. It provides 14,
More informationIntel 8086 MICROPROCESSOR ARCHITECTURE
Intel 8086 MICROPROCESSOR ARCHITECTURE 1 Features It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 2 20 memory locations (1 MB). It can support up to 64K I/O ports. It provides 14, 16
More information9/25/ Software & Hardware Architecture
8086 Software & Hardware Architecture 1 INTRODUCTION It is a multipurpose programmable clock drive register based integrated electronic device, that reads binary instructions from a storage device called
More information8086 INTERNAL ARCHITECTURE
8086 INTERNAL ARCHITECTURE Segment 2 Intel 8086 Microprocessor The 8086 CPU is divided into two independent functional parts: a) The Bus interface unit (BIU) b) Execution Unit (EU) Dividing the work between
More informationSRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE EC6504 MICROPROCESSOR AND MICROCONTROLLER (REGULATION 2013)
SRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE EC6504 MICROPROCESSOR AND MICROCONTROLLER (REGULATION 2013) UNIT I THE 8086 MICROPROCESSOR PART A (2 MARKS) 1. What are the functional
More informationIntroduction to Microprocessor
Introduction to Microprocessor The microprocessor is a general purpose programmable logic device. It is the brain of the computer and it performs all the computational tasks, calculations data processing
More informationMICROPROCESSOR PROGRAMMING AND SYSTEM DESIGN
MICROPROCESSOR PROGRAMMING AND SYSTEM DESIGN ROAD MAP SDK-86 Intel 8086 Features 8086 Block Diagram 8086 Architecture Bus Interface Unit Execution Unit 8086 Architecture 8086 Programmer s Model Flag Register
More informationUNIT II OVERVIEW MICROPROCESSORS AND MICROCONTROLLERS MATERIAL. Introduction to 8086 microprocessors. Architecture of 8086 processors
OVERVIEW UNIT II Introduction to 8086 microprocessors Architecture of 8086 processors Register Organization of 8086 Memory Segmentation of 8086 Pin Diagram of 8086 Timing Diagrams for 8086 Interrupts of
More informationCode segment Stack segment
Registers Most of the registers contain data/instruction offsets within 64 KB memory segment. There are four different 64 KB segments for instructions, stack, data and extra data. To specify where in 1
More informationLecture 5:8086 Outline: 1. introduction 2. execution unit 3. bus interface unit
Lecture 5:8086 Outline: 1. introduction 2. execution unit 3. bus interface unit 1 1. introduction The internal function of 8086 processor are partitioned logically into processing units,bus Interface Unit(BIU)
More informationInternal architecture of 8086
Case Study: Intel Processors Internal architecture of 8086 Slide 1 Case Study: Intel Processors FEATURES OF 8086 It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 220 memory locations (1
More informationicroprocessor istory of Microprocessor ntel 8086:
Microprocessor A microprocessor is an electronic device which computes on the given input similar to CPU of a computer. It is made by fabricating millions (or billions) of transistors on a single chip.
More informationCC411: Introduction To Microprocessors
CC411: Introduction To Microprocessors OBJECTIVES this chapter enables the student to: Describe the Intel family of microprocessors from 8085 to Pentium. In terms of bus size, physical memory & special
More informationUNIT 2 PROCESSORS ORGANIZATION CONT.
UNIT 2 PROCESSORS ORGANIZATION CONT. Types of Operand Addresses Numbers Integer/floating point Characters ASCII etc. Logical Data Bits or flags x86 Data Types Operands in 8 bit -Byte 16 bit- word 32 bit-
More informationVARDHAMAN COLLEGE OF ENGINEERING (AUTONOMOUS) Shamshabad, Hyderabad
Introduction to MS-DOS Debugger DEBUG In this laboratory, we will use DEBUG program and learn how to: 1. Examine and modify the contents of the 8086 s internal registers, and dedicated parts of the memory
More informationADVANCE MICROPROCESSOR & INTERFACING
VENUS INTERNATIONAL COLLEGE OF TECHNOLOGY Gandhinagar Department of Computer Enggineering ADVANCE MICROPROCESSOR & INTERFACING Name : Enroll no. : Class Year : 2014-15 : 5 th SEM C.E. VENUS INTERNATIONAL
More informationUNIT II SYSTEM BUS STRUCTURE 1. Differentiate between minimum and maximum mode 2. Give any four pin definitions for the minimum mode. 3. What are the pins that are used to indicate the type of transfer
More informationLecture 5: Computer Organization Instruction Execution. Computer Organization Block Diagram. Components. General Purpose Registers.
Lecture 5: Computer Organization Instruction Execution Computer Organization Addressing Buses Fetch-Execute Cycle Computer Organization CPU Control Unit U Input Output Memory Components Control Unit fetches
More informationUNIT-1. It is a 16-bit Microprocessor (μp).it s ALU, internal registers works with 16bit binary word.
UNIT-1 Introduction to 8086: 8086 Microprocessor is an enhanced version of 8085Microprocessor that was designed by Intel in 1976. It is a 16-bit Microprocessor having 20 address lines and16 data lines
More informationNorthern India Engineering College, Delhi (GGSIP University) PAPER I
PAPER I Q1.Explain IVT? ANS. interrupt vector table is a memory space for storing starting addresses of all the interrupt service routine. It stores CS:IP PAIR corresponding to each ISR. An interrupt vector
More informationA Presentation created By Ramesh.K Press Ctrl+l for full screen view
Press Ctrl+l for full screen view A Presentation created By Ramesh.K rameshpkd@gmail.com Press Ctrl+l for full screen view A Microprocessor sor is a multipurpose, programmable logic device that reads binary
More informationUNIT-I. 1.Draw and explain the Architecture of a 8085 Microprocessor?
UNIT-I INTRODUCTION TO MICROPROCESSOR A common way of categorizing microprocessors is by the no. of bits that their ALU can work with at a time. (i) The first commercially available microprocessor was
More informationQuestion Bank Part-A UNIT I- THE 8086 MICROPROCESSOR 1. What is microprocessor? A microprocessor is a multipurpose, programmable, clock-driven, register-based electronic device that reads binary information
More informationProgram controlled semiconductor device (IC) which fetches (from memory), decodes and executes instructions.
8086 Microprocessor Microprocessor Program controlled semiconductor device (IC) which fetches (from memory), decodes and executes instructions. It is used as CPU (Central Processing Unit) in computers.
More informationSPRING TERM BM 310E MICROPROCESSORS LABORATORY PRELIMINARY STUDY
BACKGROUND 8086 CPU has 8 general purpose registers listed below: AX - the accumulator register (divided into AH / AL): 1. Generates shortest machine code 2. Arithmetic, logic and data transfer 3. One
More informationBasic characteristics & features of 8086 Microprocessor Dr. M. Hebaishy
Basic characteristics & features of 8086 Microprocessor Dr. M. Hebaishy Digital Logic Design Ch1-1 8086 Microprocessor Features: The 8086 microprocessor is a 16 bit microprocessor. The term 16 bit means
More informationThese three counters can be programmed for either binary or BCD count.
S5 KTU 1 PROGRAMMABLE TIMER 8254/8253 The Intel 8253 and 8254 are Programmable Interval Timers (PTIs) designed for microprocessors to perform timing and counting functions using three 16-bit registers.
More informationMicroprocessor. By Mrs. R.P.Chaudhari Mrs.P.S.Patil
Microprocessor By Mrs. R.P.Chaudhari Mrs.P.S.Patil Chapter 1 Basics of Microprocessor CO-Draw Architecture Of 8085 Salient Features of 8085 It is a 8 bit microprocessor. It is manufactured with N-MOS technology.
More informationUNIT 1. Introduction to microprocessor. Block diagram of simple computer or microcomputer.
UNIT 1 Unit 1 contents at a glance: 1. Architecture of 8086 microprocessor, 2. Register organization, 3. 8086 flag register and its functions, 4. addressing modes of 8086, 5. Pin diagram of 8086, 6. Minimum
More informationUnit I Introduction. Department of Electronics and Communication Engineering VARDHAMAN COLLEGE OF ENGINEERING Shamshabad, Hyderabad , India.
Unit I Introduction Department of Electronics and Communication Engineering VARDHAMAN COLLEGE OF ENGINEERING Shamshabad, Hyderabad 501218, India. Pre-requisites Digital Logic Design (A1404) Computer Architecture
More information1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:
1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip that has computing and decision making capabilities similar to central processing unit
More informationThe 8086 Microprocessor
The 8086 Microprocessor 1. Draw the pin diagram of 8086. Ans. There would be two pin diagrams one for MIN mode and the other for MAX mode of 8086, shown in Figs. 11.1 and 11.2 respectively. The pins that
More informationINTRODUCTION TO MICROPROCESSORS
INTRODUCTION TO MICROPROCESSORS Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu January 7, 2016 Richa Upadhyay Prabhu (MPSTME) INTRODUCTION January 7, 2016 1 / 63 Course Design Prerequisite:
More informationEXPERIMENT WRITE UP. LEARNING OBJECTIVES: 1. Get hands on experience with Assembly Language Programming 2. Write and debug programs in TASM/MASM
EXPERIMENT WRITE UP AIM: Assembly language program for 16 bit BCD addition LEARNING OBJECTIVES: 1. Get hands on experience with Assembly Language Programming 2. Write and debug programs in TASM/MASM TOOLS/SOFTWARE
More information2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5.
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6502- MICROPROCESSORS AND MICROCONTROLLERS UNIT I: 8085 PROCESSOR PART A 1. What is the need for ALE signal in
More information8086 Interrupts and Interrupt Responses:
UNIT-III PART -A INTERRUPTS AND PROGRAMMABLE INTERRUPT CONTROLLERS Contents at a glance: 8086 Interrupts and Interrupt Responses Introduction to DOS and BIOS interrupts 8259A Priority Interrupt Controller
More informationAssembly Language. Dr. Esam Al_Qaralleh CE Department Princess Sumaya University for Technology. Overview of Assembly Language
4345 Assembly Language Assembly Language Dr. Esam Al_Qaralleh CE Department Princess Sumaya University for Technology Assembly Language 3-1 Overview of Assembly Language Advantages: Faster as compared
More informationPESIT Bangalore South Campus
INTERNAL ASSESSMENT TEST 2 Date : 02/04/2018 Max Marks: 40 Subject & Code : Microprocessor (15CS44) Section : IV A and B Name of faculty: Deepti.C Time : 8:30 am-10:00 am Note: Note: Answer any five complete
More information1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.
(1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic
More informationArchitecture of 8086 Microprocessor
MCQ on Microprocessor and Interfacing Technique S.E.Compure (Sem-II) UNIT 1 Architecture of 8086 Microprocessor 1 marks Questions 1. Which is first microprocessor? (a) 8008 (b) 8085 (c) 8086 (d) 4004 2.
More informationVidyalankar T.E. Sem. V [EXTC] Microprocessors and Microcontrollers I Prelim Question Paper Solution V SS (GND)
1. (a) Pin configuration of 8085 X 1 X 2 CLKOUT TRAP RST 7.5 RST 6.5 RST 5.5 INTR INTA SID SOD RESET IN RESET OUT T.E. Sem. V [EXTC] Microprocessors and Microcontrollers I Prelim Question Paper Solution
More informationTopic 2 :16 Bit Microprocessor: 8086 (24 Marks)
Topic 2 :16 Bit Microprocessor: 8086 (24 Marks) Features of 8086 8086 is a 16 bit processor. It s ALU, internal registers works with 16bit binary word 8086 has a 16bit data bus. It can read or write data
More informationS.R.M. INSTITUTE OF SCIENCE & TECHNOLOGY SCHOOL OF ELECTRONICS & COMMUNICATION ENGINEERING
S.R.M. INSTITUTE OF SCIENCE & TECHNOLOGY SCHOOL OF ELECTRONICS & COMMUNICATION ENGINEERING QUESTION BANK Subject Code : EC307 Subject Name : Microprocessor and Interfacing Year & Sem : III Year, V Sem
More informationQuestion Bank Microprocessor and Microcontroller
QUESTION BANK - 2 PART A 1. What is cycle stealing? (K1-CO3) During any given bus cycle, one of the system components connected to the system bus is given control of the bus. This component is said to
More informationThe Microprocessor and its Architecture
The Microprocessor and its Architecture Contents Internal architecture of the Microprocessor: The programmer s model, i.e. The registers model The processor model (organization) Real mode memory addressing
More informationEC-333 Microprocessor and Interfacing Techniques
EC-333 Microprocessor and Interfacing Techniques Lecture 3 The Microprocessor and its Architecture Dr Hashim Ali Fall - 2018 Department of Computer Science and Engineering HITEC University Taxila Slides
More informationVidyalankar T.E. Sem. V [ETRX] Microprocessors and Microcontrollers I Prelim Question Paper Solution
1. (a) 1. (b) T.E. Sem. V [ETRX] Microprocessors and Microcontrollers I Prelim Question Paper Solution Priority modes. 1) Fully Nested Mode : It is a general purpose mode. IR 0 highest priority IR 1 lowest
More informationINDEX. 1 Study of intel 8085 micropeocessor kit. 2 Program to find addition of two 8 bit no. 3 Program to find subtraction of two 8 bit no.
INDEX PROGRAM NO. NAME OF THE PROGRAM 1 Study of intel 8085 micropeocessor kit SIGNATURE 2 Program to find addition of two 8 bit no. 3 Program to find subtraction of two 8 bit no. 4 Program to find 1 s
More information1. What is Microprocessor? Give the power supply & clock frequency of 8085?
1. What is Microprocessor? Give the power supply & clock frequency of 8085? A microprocessor is a multipurpose, programmable logic device that reads binary instructions from a storage device called memory
More informationModule 3 Instruction Set Architecture (ISA)
Module 3 Instruction Set Architecture (ISA) I S A L E V E L E L E M E N T S O F I N S T R U C T I O N S I N S T R U C T I O N S T Y P E S N U M B E R O F A D D R E S S E S R E G I S T E R S T Y P E S O
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT I THE 8085 & 8086 MICROPROCESSORS. PART A (2 Marks)
MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. UNIT I THE 8085 & 8086 MICROPROCESSORS PART A (2 Marks) 1. Give the significance of SIM and RIM instruction available in 8085. [NOV/DEC 2006] Instruction
More informationELE 3230 Microprocessors and Computer Systems
ELE 3230 Microprocessors and Computer Systems Chapter 4 8088 System Architecture (*Hall:ch2; Brey:ch1; Triebel:ch2) ELE 3230 - Chapter 4 1 Historical Background 1969/70 Intel 4004, first Microprocessor
More informationMicroprocessor Architecture
Microprocessor - 8085 Architecture 8085 is pronounced as "eighty-eighty-five" microprocessor. It is an 8-bit microprocessor designed by Intel in 1977 using NMOS technology. It has the following configuration
More informationControl Unit: The control unit provides the necessary timing and control Microprocessor resembles a CPU exactly.
Unit I 8085 and 8086 PROCESSOR Introduction to microprocessor A microprocessor is a clock-driven semiconductor device consisting of electronic logic circuits manufactured by using either a large-scale
More informationIntel 8086: Instruction Set
IUST-EE (Chapter 6) Intel 8086: Instruction Set 1 Outline Instruction Set Data Transfer Instructions Arithmetic Instructions Bit Manipulation Instructions String Instructions Unconditional Transfer Instruction
More informationThe x86 Microprocessors. Introduction. The 80x86 Microprocessors. 1.1 Assembly Language
The x86 Microprocessors Introduction 1.1 Assembly Language Numbering and Coding Systems Human beings use the decimal system (base 10) Decimal digits: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 Computer systems use the
More informationSubject Code: Model Answer Page No: /25
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationEC6504 MICROPROCESSOR AND MICROCONTROLLER
UNIT I THE 8086 MICROPROCESSOR 1. What do you mean by Addressing modes? (May/June 2014) The different ways that a microprocessor can access data are referred to as addressing modes. 2. What is meant by
More informationEEM336 Microprocessors I. The Microprocessor and Its Architecture
EEM336 Microprocessors I The Microprocessor and Its Architecture Introduction This chapter presents the microprocessor as a programmable device by first looking at its internal programming model and then
More informationBasic Execution Environment
Basic Execution Environment 3 CHAPTER 3 BASIC EXECUTION ENVIRONMENT This chapter describes the basic execution environment of an Intel Architecture processor as seen by assembly-language programmers.
More informationThe Purpose of Interrupt
Interrupts 3 Introduction In this chapter, the coverage of basic I/O and programmable peripheral interfaces is expanded by examining a technique called interrupt-processed I/O. An interrupt is a hardware-initiated
More informationLecture Note On Microprocessor and Microcontroller Theory and Applications
Lecture Note On Microprocessor and Microcontroller Theory and Applications MODULE: 1 1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip
More informationHardware and Software Architecture. Chapter 2
Hardware and Software Architecture Chapter 2 1 Basic Components The x86 processor communicates with main memory and I/O devices via buses Data bus for transferring data Address bus for the address of a
More informationChapter 2 COMPUTER SYSTEM HARDWARE
Chapter 2 COMPUTER SYSTEM HARDWARE A digital computer system consists of hardware and software. The hardware consists of the physical components of the system, whereas the software is the collection of
More informationSYSC3601 Microprocessor Systems. Unit 2: The Intel 8086 Architecture and Programming Model
SYSC3601 Microprocessor Systems Unit 2: The Intel 8086 Architecture and Programming Model Topics/Reading SYSC3601 2 Microprocessor Systems 1. Registers and internal architecture (Ch 2) 2. Address generation
More informationQUESTION BANK. EE 6502 / Microprocessor and Microcontroller. Unit I Processor. PART-A (2-Marks)
QUESTION BANK EE 6502 / Microprocessor and Microcontroller Unit I- 8085 Processor PART-A (2-Marks) YEAR/SEM : III/V 1. What is meant by Level triggered interrupt? Which are the interrupts in 8085 level
More informationCHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY
CHAPTER 5 : Introduction to Intel 8085 Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY The 8085A(commonly known as the 8085) : Was first introduced in March 1976 is an 8-bit microprocessor with 16-bit address
More information8086 Microprocessors & Peripherals
8086 Microprocessors & Peripherals (06IT/BM - 52) Sessions handled by Prof. M.V. SREENIVAS RAO. GSSSIETW, MYSORE Prof. M. SHIVAKUMAR. BIET, DAVANGERE Prof. VAGEESH.V.KANTLI. BIET, DAVANGERE 1 8086 MICROPROCESSOR
More informationINSTITUTE OF ENGINEERING AND MANAGEMENT, KOLKATA Microprocessor
INSTITUTE OF ENGINEERING AND MANAGEMENT, KOLKATA Microprocessor Subject Name: Microprocessor and Microcontroller Year: 3 rd Year Subject Code: CS502 Semester: 5 th Module Day Assignment 1 Microprocessor
More informationMicrocomputer Architecture..Second Year (Sem.2).Lecture(2) مدرس المادة : م. سندس العزاوي... قسم / الحاسبات
1) Input/output In computing, input/output or I/O, is the communication between an information processing system (such as a computer) and the outside world, possibly a human or another information processing
More informationCS401 Assembly Language Solved MCQS From Midterm Papers
CS401 Assembly Language Solved MCQS From Midterm Papers May 14,2011 MC100401285 Moaaz.pk@gmail.com MC100401285@gmail.com PSMD01(IEMS) Question No:1 ( Marks: 1 ) - Please choose one The first instruction
More informationChapter 1: Basics of Microprocessor [08 M]
Microprocessor: Chapter 1: Basics of Microprocessor [08 M] It is a semiconductor device consisting of electronic logic circuits manufactured by using either a Large scale (LSI) or Very Large Scale (VLSI)
More informationQUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS
FATIMA MICHAEL COLLEGE OF ENGINEERING & TECHNOLOGY Senkottai Village, Madurai Sivagangai Main Road, Madurai -625 020 QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS UNIT 1 - THE 8085 AND 8086
More informationPAPER SOLUTION. Microprocessor & Microcontroller SESSIONAL 1
PPER SOLUTION SESSIONL 1 Microprocessor & Microcontroller - 2017-18 Department of Electronics & Telecommunication Engineering ST. VINCENT PLLOTTI COLLEGE OF ENGINEERING & TECHNOLOGY Q.1 (a) Draw and explain
More informationEC 333 Microprocessor and Interfacing Techniques (3+1)
EC 333 Microprocessor and Interfacing Techniques (3+1) Lecture 6 8086/88 Microprocessor Programming (Arithmetic Instructions) Dr Hashim Ali Fall 2018 Department of Computer Science and Engineering HITEC
More informationChapter Three Addressing Mode MOV AX, BX
Chapter Three The 8086 The 8086 When the 8086 executes an instruction, it performs the specified function on data. The data are called its operands and may be part of the instruction reside in one of the
More informationArithmetic Instructions
Segment 3C Arithmetic Instructions This topic covers the following instructions: Addition (ADD, INC, ADC) Subtraction (SUB, DEC, SBB,CMP) Multiplication (MUL, IMUL) Division (DIV, IDIV) BCD Arithmetic
More informationMoodle WILLINGDON COLLEGE SANGLI (B. SC.-II) Digital Electronics
Moodle 4 WILLINGDON COLLEGE SANGLI (B. SC.-II) Digital Electronics Advanced Microprocessors and Introduction to Microcontroller Moodle developed By Dr. S. R. Kumbhar Department of Electronics Willingdon
More informationWINTER 12 EXAMINATION Subject Code : Model Answer Page No : / N. a) Describe the function of SID and SOD pins of 8085 microprocessor
Subject Code : Model Answer Page No : / N Q.1) SOLVE ANY FIVE : (20 MARKS) a) Describe the function of SID and SOD pins of 8085 microprocessor Ans: - SID: - (2 Mark) Serial Input Data SID pin is used to
More informationMICROPROCESSOR QUESTION BANK. Unit 1
QUESTION BANK Unit 1 1. Explain the term Microprocessor. ( CO1-K2) A microprocessor is a multipurpose, programmable logic device that receives binary instructions from a storage device called memory accepts
More informationCG2007 Microprocessor systems.
CG2007 Microprocessor systems Tutorial 1 Semester 2 AY 2011-12 Ganesh Iyer ganesh.vigneswara@gmail.com http://ganeshniyer.com About Me I have 3 years of Industry work experience in Bangalore, India. I
More informationEC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I
EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers 1. Define microprocessors? UNIT-I A semiconductor device(integrated circuit) manufactured by using the LSI technique. It includes
More informationBASIC INTERRUPT PROCESSING
Interrupts BASIC INTERRUPT PROCESSING This section discusses the function of an interrupt in a microprocessor-based system. Structure and features of interrupts available to Intel microprocessors. The
More informationUS06CCSC04: Introduction to Microprocessors and Assembly Language UNIT 1: Assembly Language Terms & Directives
Introduction: US06CCSC04: Introduction to Microprocessors and A microprocessor is the chip containing some control and logic circuits that is capable of a making arithmetic and logical decision based on
More information1-Operand instruction types 1 INC/ DEC/ NOT/NEG R/M. 2 PUSH/ POP R16/M16/SR/F 2 x ( ) = 74 opcodes 3 MUL/ IMUL/ DIV/ DIV R/M
Increment R16 1-Operand instruction types 1 INC/ DEC/ NOT/NEG R/M 4 x (16+48) = 256 opcodes 2 PUSH/ POP R16/M16/SR/F 2 x (8+24+4+1) = 74 opcodes 3 MUL/ IMUL/ DIV/ DIV R/M 4 x (16+48) = 256 opcodes INC
More informationWeek 11 Programmable Interrupt Controller
Week 11 Programmable Interrupt Controller 8259 Programmable Interrupt Controller The 8259 programmable interrupt controller (PIC) adds eight vectored priority encoded interrupts to the microprocessor.
More informationInterrupts. by Rahul Patel, Assistant Professor, EC Dept., Sankalchand Patel College of Engg.,Visnagar
Chapter 12 Interrupts by Rahul Patel, Assistant Professor, EC Dept., Sankalchand Patel College of Engg.,Visnagar Microprocessor & Interfacing (140701) Rahul Patel 1 Points to be Discussed 8085 Interrupts
More informationPin Description, Status & Control Signals of 8085 Microprocessor
Pin Description, Status & Control Signals of 8085 Microprocessor 1 Intel 8085 CPU Block Diagram 2 The 8085 Block Diagram Registers hold temporary data. Instruction register (IR) holds the currently executing
More informationChapter 7 Central Processor Unit (S08CPUV2)
Chapter 7 Central Processor Unit (S08CPUV2) 7.1 Introduction This section provides summary information about the registers, addressing modes, and instruction set of the CPU of the HCS08 Family. For a more
More informationELECTRICAL ENGINEERING
Serial : 1. JP_EE_Microprocessor_130618 CLASS TEST Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: 011-45124612 ELECTRICAL ENGINEERING
More information16-Bit Intel Processor Architecture
IBM-PC Organization 16-Bit Intel Processor Architecture A-16 bit microprocessor can operate on 16 bits of data at a time. 8086/8088 have the simplest structure 8086/8088 have the same instruction set,
More informationif 2 16bit operands multiplied the result will be
how many operands in ADC? ans:3 how 32 bit word is defined? ans define double if 2 16bit operands multiplied the result will be ans 32bit if div by ero occurs then?? ans div by zero int for software int
More informationPESIT Bangalore South Campus
INTERNAL ASSESSMENT TEST 2 Date : 28/03/2016 Max Marks: 50 Subject & Code : Microprocessor (10CS45) Section: IV A and B Name of faculty: Deepti.C Time: 8:30-10:00 am Note: Answer any complete five questions
More informationMarking Scheme. Examination Paper Department of CE. Module: Microprocessors (630313)
Philadelphia University Faculty of Engineering Marking Scheme Examination Paper Department of CE Module: Microprocessors (630313) Final Exam Second Semester Date: 02/06/2018 Section 1 Weighting 40% of
More informationINSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK
Course Name Course Code Class Branch INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 500 04 ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK : Microprocessors and Microcontrollers :
More informationUnderstanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices,
Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices, CISC and RISC processors etc. Knows the architecture and
More informationLIST OF PROGRAMS. Prg. Name of the Program. 1 Study of Pin Diagram of Study of Architecture of Study of 8085 Kit.
LIST OF PROGRAMS Prg. Name of the Program No. 1 Study of Pin Diagram of 8085 2 Study of Architecture of 8085 3 Study of 8085 Kit 4 Reverse Order 5 Exchange of memory blocks 6 Absolute Difference 7 Even
More informationMicrocomputer Architecture and Programming
IUST-EE (Chapter 1) Microcomputer Architecture and Programming 1 Outline Basic Blocks of Microcomputer Typical Microcomputer Architecture The Single-Chip Microprocessor Microprocessor vs. Microcontroller
More informationMICROPROCESSOR MCQs. 1) What does the microprocessor comprise of? a. Register section b. One or more ALU c. Control unit d.
1) What does the microprocessor comprise of? a. Register section b. One or more ALU c. Control unit 2) What is stored by a register? a. data b. operands c. memory MICROPROCESSOR MCQs 3) Accumulator based
More informationEC 6504 Microprocessor and Microcontroller. Unit II System Bus Structure
EC 6504 Microprocessor and Microcontroller Unit II 8086 System Bus Structure Syllabus: 8086 Signals Basic Configurations System bus timing System Design using 8086 IO Programming Introduction to multiprogramming
More information