Eliminating Routing Congestion Issues with Logic Synthesis
|
|
- Pamela Wood
- 5 years ago
- Views:
Transcription
1 Eliminating Routing Congestion Issues with Logic Synthesis By Mike Clarke, Diego Hammerschlag, Matt Rardon, and Ankush Sood Routing congestion, which results when too many routes need to go through an area with insufficient routing tracks, can cause devastating delays to a project schedule. Logic design teams can avoid this problem and achieve greater success by adopting a physically aware and congestion-aware synthesis methodology that reduces iterations between front-end and back-end teams and positively impacts die size and schedule time. Contents What is Routing Congestion and Why Should You Care?...1 Fixing Congestion...4 Preventing Congestion...7 The following scenario has happened to a lot of logic designers; has it happened to you? You work hard to design a chip, make sure it meets the specifications, verify it, and hand it off to be physically implemented. You go on your merry way, planning your next project, when your phone rings in the middle of the night. It is the physical implementation team telling you that your chip cannot be routed because of congestion issues. And the chip might not be able to meet either the schedule or the spec. This is every chip designer s nightmare! What is Routing Congestion and Why Should You Care? Simply stated, routing congestion occurs when too many routes need to go through an area that does not have enough resources or routing tracks to accommodate them. Process geometries below 65nm enable more commonplace use of highdensity cells, whose cell heights dictate a decrease from routing tracks through them to just 9. This means there are even fewer routing resources per cell, which will make the congestion problem even more acute. Not only that, but the use of pins on the metal 2 layer is becoming more common, providing easier pin access but decreasing routing resources. And more metal resources must be dedicated to the power grid for higher power densities, higher frequencies, or complex power architectures such as multi-supply voltage or power shutoff all very commonplace occurrences today. This means fewer resources for signal routes and a greater probability of congestion. And since higher speed designs have more signal integrity constraints, such as extra route spacing or wide routes, this also reduces available routing resources. Of course, creating lower frequency designs does not eliminate congestion either, as a higher ratio of combinational logic to registers means more pins to route to per unit of area. These all sound like physical design problems; however, they can negatively impact the overall success of the project. When there are not enough resources with which to route, some routes must be detoured around the congestion.
2 Given the delay impact of wires in today s process geometries, modern timing-aware routers will try as much as possible to detour only those routes on non-timing-critical paths. But this is not always possible. And given the prominence of physical wire delays in today s geometries, it is likely that a non-critical path becomes critical after its route is detoured. Further compounding the problem, physical tools tend to buffer those detoured routes in an attempt to speed them up, and this can create further congestion. Low zone: Easy layout, timing Red zone: vicious cycle Congestion Buffer Route detour Buffer insertion Figure 1: Vicious cycle of congestion The unfortunate effect of this is a non-linear increase in routing difficulty. Just a small increase in congestion can cause this, and because of this it is often called the red zone. Incomplete routes or timing violations Less than 5% makes a big difference % Die utilization Figure 2: The red zone So congestion creates more timing failures than the logic design team would anticipate because the only reason these paths fail is due to long physical wires that result from detoured routes. This is difficult for the logic designer to fix. And because the physical design team is not as familiar with the design and its timing requirements, fixing these issues takes time during physical implementation, which is often on the critical path of the chip s schedule. Thus, the project s overall schedule can be negatively affected by something that is beyond the logic designer s control. 2
3 What Causes Congestion? Before we discuss how to fix congestion, we need to understand what causes it. Unfortunately, there is not one single cause to address. There are actually a number of causes across two major categories: global congestion and local congestion. Global Congestion Global interconnect congestion. This occurs when there are a lot of chip-level or inter-block wires that need to cross an area. For instance, interconnect between cells and I/O pins or memory ports will be very dependent on both the floorplan as well as where those cells are placed within the floorplan. Global interconnect congestion can occur even when there is low placement density in fact, in some cases low placement density can even cause congestion because of the need for long connections and additional buffering. Finally, chips with a limited number of routing layers for cost reasons can also cause global congestion. All of these reasons are why it is so important to use the production floorplan and legalized production placement. Local Congestion Floorplan congestion. This occurs when the floorplan has macros and other routing blockages that are too close together to get enough routes through to connect to the macros. For instance, the congestion can occur in slots between memories or around corners of memories. Identifying this type of congestion obviously requires that a production floorplan be used as an input. Here is an example of floorplan congestion: Figure 3: Floorplan-induced congestion 1. Placement density congestion. Placement utilization is basically how densely the cells are placed. When there are too many cells too close together (high placement utilization), then routing all the connections between them creates congestion. This can be the result of the entire design s utilization being too high, or perhaps it is localized to a block or region. Often this happens when timing is tightly (or too tightly) constrained, causing 3
4 timing-driven placement to place these cells closer together. Even more likely is that the netlist was poorly constructed. In other words, the netlist was created either without taking wire impact into account or was optimized with excessive incremental buffering and sizing. Identifying this type of congestion is dependent on the quality of the netlist, a production floorplan, and production placement. 2. Logic-induced congestion. Logic structure and cell selection can create congestion. A high amount of connectivity contained within a small physical area can overwhelm available routing resources. A common example is an extremely large multiplexor. There are just too many connections that need to be made in too small a space. Another example is high pin density (pin count divided by total cell area) caused by using smaller cells that require more routes to pins in a small area, such as decomposed complex cells or even low-drive cells. Here is an example of logic-induced congestion: Figure 4: Logic-induced congestion The challenge with logic-induced congestion is that it is often context-sensitive a cell might be chosen for performance, area, or power reasons and might be fine for congestion in one context, but the same cell might increase congestion in another context. This is why it is critical to consider congestion in conjunction with performance, power, and area. As you can see, the causes of congestion span logic design and physical design. This is what leads to a lot of the misunderstanding over whose fault it is when a chip cannot be implemented on schedule. Fortunately, this can now be avoided by analyzing the cause in physically-aware synthesis tools before handoff to physical design, and taking the appropriate action. Fixing Congestion Analysis Fixing congestion starts with identifying that congestion is the problem and then determining the root cause. For the logic designer, this will require using a synthesis tool that can predict physical issues. More specifically, this requires high-quality production placement in the production floorplan congestion is entirely dependent on the floorplan, placement quality, localized utilization, and power grid effects on the die. For instance, are there enough routing resources around the macros? Are there placement regions that must be obeyed, such as in the case of 4
5 power domains? Are there placement or routing blockages that must be obeyed? How densely can the logic be placed? How much buffering has to be performed on long wires in order to meet timing? Is there room to place these buffers in the optimal location? Is there space to upsize cells in their current location? It is important to model these possibilities as accurately as possible. At the same time, if the goal is to provide useful feedback to logic designers, then the environment must be usable and understandable to a logic designer. In this case, all analyses must be performed within the existing logic synthesis environment. Once this is performed, quality of silicon (performance, power, and area measured with wires) can be determined and reported within the synthesis tool. At this point, if there are timing violations, the logic designer will begin to analyze the violating paths. In wireload-based synthesis, the wire delays on the violating paths will be proportional to the amount of fanout from the driving gates. In a physically-aware synthesis tool, there may be large wire delays where there is little fanout, or there may be a large amount of buffers on a path with little fanout these will be long physical wires. If these long wires appear, they should be examined in a physical placement viewer to see why they exist. It could be a case of routes detoured around congested areas. If congestion is identified as a problem, then all root causes must be understood before proceeding with the appropriate correction. Fixing global interconnect congestion The approach to fixing congestion induced by global interconnect will depend on the root cause. In some cases, the fix will require restructuring of the logic to reduce interconnect. Other cases may require logic decomposition to spread logic along the route to reduce the need for buffering. Physical techniques may also be applied, such as incremental placement to move some logic closer together and spread other logic farther apart. For the more constrained cases, such as a crossbar switch that by nature has a high amount of connectivity, a combination of these techniques must be employed, which is why it is important to have adequate porosity, or pin accessibility, in the initial placement. This requires that placement and congestion be considered in conjunction with incremental logic optimization. Fixing floorplan congestion The only way to fix this type of congestion is to address it in the floorplan. For instance, creating more space around the macros, creating placement blockages, or rearranging the macro placement or orientation are often solutions. This is best done by the physical design team, since they own the expertise in this area. However, it is important to note that if floorplan congestion can be identified as a problem during synthesis before handoff, then it can be fixed and the new floorplan accounted for during production synthesis. Just identifying the problem earlier can save headaches and delays later on. 5
6 Fixing placement density congestion There are a few ways to address this type of congestion, spanning synthesis and placement. Much of this can be performed inside a physically-aware synthesis tool. For instance, a first step is to look at reducing the amount of cell area during synthesis. Are the timing constraints severely over-margined for performance? This will cause an increase in area and hence placement density. Also, if synthesis was performed with inaccurate wire delay models (for instance, with wireload models), then it may make sense to remove buffers and inverter pairs before placement. Or in many cases where the congestion is very localized, simply applying incremental placement moves like spreading and morphing can ease congestion. If these types of fixes cannot be performed, then placement utilization should be assessed. Decreasing the overall target utilization for a chip is often the least desirable approach, since that implies that the die size will need to increase. It might also create a lot of unnecessarily long wires. A good first step is to try to decrease target utilization only for the specific region(s) where congestion exists. It is likely that this will require the specified region(s) to grow, which will cause increased utilization in other regions. If the other regions are already densely placed, then this could just move the problem. Utilization-based approaches can be performed in physically-aware synthesis tools, and physically-aware synthesis can help guide physical domains to the optimal size in context of the chip, but it is best to consult with the physical design team when attempting to use them. Fixing logic-induced congestion Logic-induced congestion is caused by cells with a high amount of connectivity. The classic 512:1 mux is a good example. In the case of the mux, congestion can be fixed either by restructuring the RTL code or by directing the synthesis tool to break up mux structures during optimization. These types of complex structures are advantageous for minimizing area, but if they are physically placed in a high-density area or if a lot of their connections need buffering, all that connectivity can cause routing congestion. Because these structures are useful for saving area, it is not desirable to avoid them entirely, which makes it even more important that the synthesis tool creating the logic structure also be aware of these physical issues. The logic-induced congestion issues that are caused by the need for too many routes to pins in a small area or high pin density can be fixed during cell mapping. For instance, increasing drive strength will increase the cell area but decrease pin density (or increase pin accessibility). Replacing complex cells with more dispersed yet less complex cells can reduce pin density. Of course, reducing net crossing should also reduce congestion, due to less need for routes. Avoiding decomposition of an XOR cell into an AOI and NAND will also help reduce congestion. Of course, not all of these techniques are beneficial in areas free from congestion problems, so they should be either applied on a per-region basis or dynamically within the physically-aware synthesis cell mapping process. 6
7 Preventing Congestion Preventing congestion entirely is a difficult proposition due to its localized nature. It would be easy to prevent if you were able to globally reduce utilization or globally avoid complex cells. Since performing these tasks across the entire chip would cause a die size penalty and possibly even induce congestion, the more balanced approach would be to utilize congestion-aware synthesis to automate a lot of the steps described earlier. The first requirement of such a synthesis tool is that it be able to model and measure congestion dynamically, so that it can make good decisions during the optimization process. This model needs to be updated with every change to the logic and placement, since congestion can sometimes be fixed in one place but moved to another. Once this model is present, the tool can examine the various methods described above. Preventing floorplaninduced congestion is most likely out of its scope. But identifying congested areas and structuring logic differently, mapping to or avoiding certain types of cells in congested regions, and spreading the placement or re-setting the target utilization for congested regions, are all optimizations that can be performed inside synthesis. And modern global synthesis algorithms can even use congestion as a cost function when creating the initial logic structures, heading off some problems before they even occur. The tools available to logic designers for addressing congestion have come a long way in a short time. But addressing congestion still has to start with analysis. Fortunately, this analysis can now occur directly within synthesis by starting with timing analysis as usual. Congestion is just another dynamic that must be examined and accounted for as part of this process. Adopting a congestion-aware synthesis methodology is thankfully incremental over existing synthesis methodologies. And the rewards can be great whether it means reducing iterations between front-end and back-end teams or simply saving die size or time in the schedule. Ultimately, a physically-aware and congestion-aware synthesis methodology returns control over the success of the project to the logic design team. Cadence is transforming the global electronics industry through a vision called EDA360. With an application-driven approach to design, our software, hardware, IP, and services help customers realize silicon, SoCs, and complete systems efficiently and profitably Cadence Design Systems, Inc. All rights reserved. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc., All rights reserved. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc., All rights reserved. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc /11 MK/DM/PDF
Cluster-based approach eases clock tree synthesis
Page 1 of 5 EE Times: Design News Cluster-based approach eases clock tree synthesis Udhaya Kumar (11/14/2005 9:00 AM EST) URL: http://www.eetimes.com/showarticle.jhtml?articleid=173601961 Clock network
More informationDesign Compiler Graphical Create a Better Starting Point for Faster Physical Implementation
Datasheet Create a Better Starting Point for Faster Physical Implementation Overview Continuing the trend of delivering innovative synthesis technology, Design Compiler Graphical streamlines the flow for
More informationLaboratory 6. - Using Encounter for Automatic Place and Route. By Mulong Li, 2013
CME 342 (VLSI Circuit Design) Laboratory 6 - Using Encounter for Automatic Place and Route By Mulong Li, 2013 Reference: Digital VLSI Chip Design with Cadence and Synopsys CAD Tools, Erik Brunvand Background
More informationChapter 5: ASICs Vs. PLDs
Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.
More informationComprehensive Place-and-Route Platform Olympus-SoC
Comprehensive Place-and-Route Platform Olympus-SoC Digital IC Design D A T A S H E E T BENEFITS: Olympus-SoC is a comprehensive netlist-to-gdsii physical design implementation platform. Solving Advanced
More informationVirtuoso Custom Design Platform GXL. Open Database. PDKs. Constraint Management. Customer IP
Virtuoso Custom Design Platform GL The Cadence Virtuoso custom design platform is the industry s leading design system for complete front-to-back analog, RF, mixed-signal, and custom digital design. The
More informationPhysical Design Implementation for 3D IC Methodology and Tools. Dave Noice Vassilios Gerousis
I NVENTIVE Physical Design Implementation for 3D IC Methodology and Tools Dave Noice Vassilios Gerousis Outline 3D IC Physical components Modeling 3D IC Stack Configuration Physical Design With TSV Summary
More informationConcurrent, OA-based Mixed-signal Implementation
Concurrent, OA-based Mixed-signal Implementation Mladen Nizic Eng. Director, Mixed-signal Solution 2011, Cadence Design Systems, Inc. All rights reserved worldwide. Mixed-Signal Design Challenges Traditional
More informationSilicon Virtual Prototyping: The New Cockpit for Nanometer Chip Design
Silicon Virtual Prototyping: The New Cockpit for Nanometer Chip Design Wei-Jin Dai, Dennis Huang, Chin-Chih Chang, Michel Courtoy Cadence Design Systems, Inc. Abstract A design methodology for the implementation
More informationSYNTHESIS FOR ADVANCED NODES
SYNTHESIS FOR ADVANCED NODES Abhijeet Chakraborty Janet Olson SYNOPSYS, INC ISPD 2012 Synopsys 2012 1 ISPD 2012 Outline Logic Synthesis Evolution Technology and Market Trends The Interconnect Challenge
More informationTutorial for Cadence SOC Encounter Place & Route
Tutorial for Cadence SOC Encounter Place & Route For Encounter RTL-to-GDSII System 13.15 T. Manikas, Southern Methodist University, 3/9/15 Contents 1 Preliminary Setup... 1 1.1 Helpful Hints... 1 2 Starting
More informationCHAPTER 1 INTRODUCTION. equipment. Almost every digital appliance, like computer, camera, music player or
1 CHAPTER 1 INTRODUCTION 1.1. Overview In the modern time, integrated circuit (chip) is widely applied in the electronic equipment. Almost every digital appliance, like computer, camera, music player or
More informationHigh Quality, Low Cost Test
Datasheet High Quality, Low Cost Test Overview is a comprehensive synthesis-based test solution for compression and advanced design-for-test that addresses the cost challenges of testing complex designs.
More informationBest Practices for Implementing ARM Cortex -A12 Processor and Mali TM -T6XX GPUs for Mid-Range Mobile SoCs.
Best Practices for Implementing ARM Cortex -A12 Processor and Mali TM -T6XX GPUs for Mid-Range Mobile SoCs. Cortex-A12: ARM-Cadence collaboration Joint team working on ARM Cortex -A12 irm flow irm content:
More informationSupporting Advanced-Node FinFET SoCs with 16Gbps Multi-Protocol SerDes PHY IP
Supporting Advanced-Node FinFET SoCs with 16Gbps Multi-Protocol IP By William Chen and Osman Javed, Cadence Design Systems Applications such as the Internet of Things, cloud computing, and high-definition
More informationLattice Semiconductor Design Floorplanning
September 2012 Introduction Technical Note TN1010 Lattice Semiconductor s isplever software, together with Lattice Semiconductor s catalog of programmable devices, provides options to help meet design
More informationDavid Merodio Codinachs Filomena Decuzzi (Until Dec 2010), Javier Galindo Guarch TEC EDM
David Merodio Codinachs Filomena Decuzzi (Until Dec 2010), Javier Galindo Guarch TEC EDM Radiation hardness assessment and optimization tools: SUSANNA and JONATHAN ALREADY PRESENTED in the previous Atmel
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 18 Implementation Methods The Design Productivity Challenge Logic Transistors per Chip (K) 10,000,000.10m
More informationNetSpeed ORION: A New Approach to Design On-chip Interconnects. August 26 th, 2013
NetSpeed ORION: A New Approach to Design On-chip Interconnects August 26 th, 2013 INTERCONNECTS BECOMING INCREASINGLY IMPORTANT Growing number of IP cores Average SoCs today have 100+ IPs Mixing and matching
More informationReference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering
FPGA Fabrics Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 Logic Design Process Combinational logic networks Functionality. Other requirements: Size. Power. Primary inputs Performance.
More informationCadence FPGA System Planner technologies are available in the following product offerings: Allegro FPGA System Planner L, XL, and GXL
DATASHEET The Cadence FPGA addresses the challenges that engineers encounter when designing one or more large-pin-count FPGAs on the PCB board which includes creating the initial pin assignment, integrating
More informationOn GPU Bus Power Reduction with 3D IC Technologies
On GPU Bus Power Reduction with 3D Technologies Young-Joon Lee and Sung Kyu Lim School of ECE, Georgia Institute of Technology, Atlanta, Georgia, USA yjlee@gatech.edu, limsk@ece.gatech.edu Abstract The
More informationChapter 6 Detailed Routing
hapter 6 Detailed Routing 6.1 Terminology 6.2 Horizontal and Vertical onstraint Graphs 6.2.1 Horizontal onstraint Graphs 6.2.2 Vertical onstraint Graphs 6.3 hannel Routing lgorithms 6.3.1 Left-Edge lgorithm
More informationPhysical Design of Digital Integrated Circuits (EN0291 S40) Sherief Reda Division of Engineering, Brown University Fall 2006
Physical Design of Digital Integrated Circuits (EN029 S40) Sherief Reda Division of Engineering, Brown University Fall 2006 Lecture 09: Routing Introduction to Routing Global Routing Detailed Routing 2
More informationPhysical Placement with Cadence SoCEncounter 7.1
Physical Placement with Cadence SoCEncounter 7.1 Joachim Rodrigues Department of Electrical and Information Technology Lund University Lund, Sweden November 2008 Address for correspondence: Joachim Rodrigues
More informationSynthesizable FPGA Fabrics Targetable by the VTR CAD Tool
Synthesizable FPGA Fabrics Targetable by the VTR CAD Tool Jin Hee Kim and Jason Anderson FPL 2015 London, UK September 3, 2015 2 Motivation for Synthesizable FPGA Trend towards ASIC design flow Design
More informationECE 459/559 Secure & Trustworthy Computer Hardware Design
ECE 459/559 Secure & Trustworthy Computer Hardware Design VLSI Design Basics Garrett S. Rose Spring 2016 Recap Brief overview of VHDL Behavioral VHDL Structural VHDL Simple examples with VHDL Some VHDL
More informationChapter 5 Global Routing
Chapter 5 Global Routing 5. Introduction 5.2 Terminology and Definitions 5.3 Optimization Goals 5. Representations of Routing Regions 5.5 The Global Routing Flow 5.6 Single-Net Routing 5.6. Rectilinear
More informationVLSI Design Automation Final Project Due: June 26 th, Project: A Router
Project: A Router In lecture, we described how to use the maze routing method to route the wires in a large ASIC, using a 3-dimensional stack of routing grids. In this project assignment, you get to build
More informationTechnology Dependent Logic Optimization Prof. Kurt Keutzer EECS University of California Berkeley, CA Thanks to S. Devadas
Technology Dependent Logic Optimization Prof. Kurt Keutzer EECS University of California Berkeley, CA Thanks to S. Devadas 1 RTL Design Flow HDL RTL Synthesis Manual Design Module Generators Library netlist
More informationEE 330 Laboratory Experiment Number 11
EE 330 Laboratory Experiment Number 11 Design and Simulation of Digital Circuits using Hardware Description Languages Fall 2017 Contents Purpose:... 3 Background... 3 Part 1: Inverter... 4 1.1 Simulating
More informationTaming the Challenges of 20nm Custom/Analog Design
Taming the Challenges of 20nm Custom/Analog Design Custom and analog designers will lay the foundation for 20nm IC design. However, they face many challenges that arise from manufacturing complexity. The
More informationASIC Physical Design Top-Level Chip Layout
ASIC Physical Design Top-Level Chip Layout References: M. Smith, Application Specific Integrated Circuits, Chap. 16 Cadence Virtuoso User Manual Top-level IC design process Typically done before individual
More informationDigital VLSI Design. Lecture 7: Placement
Digital VLSI Design Lecture 7: Placement Semester A, 2016-17 Lecturer: Dr. Adam Teman 29 December 2016 Disclaimer: This course was prepared, in its entirety, by Adam Teman. Many materials were copied from
More informationVirtuoso Layout Suite XL
Accelerated full custom IC layout Part of the Cadence Virtuoso Layout Suite family of products, is a connectivity- and constraint-driven layout environment built on common design intent. It supports custom
More informationTRILOBYTE SYSTEMS. Consistent Timing Constraints with PrimeTime. Steve Golson Trilobyte Systems.
TRILOBYTE SYSTEMS Consistent Timing Constraints with PrimeTime Steve Golson Trilobyte Systems http://www.trilobyte.com 2 Physical implementation Rule #1 Do not change the functionality Rule #2 Meet the
More informationPVS Interactive Short Locator: Establishing Efficiency and Predictability in the LVS Short Debug Process for Advanced SoC Design
: Establishing Efficiency and Predictability in the LVS Short Process for Advanced SoC Design ging SoC designs grows more challenging as process technologies shrink. The time required to run multiple iterations
More informationWojciech P. Maly Department of Electrical and Computer Engineering Carnegie Mellon University 5000 Forbes Ave. Pittsburgh, PA
Interconnect Characteristics of 2.5-D System Integration Scheme Yangdong Deng Department of Electrical and Computer Engineering Carnegie Mellon University 5000 Forbes Ave. Pittsburgh, PA 15213 412-268-5234
More informationCase study of Mixed Signal Design Flow
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 3, Ver. II (May. -Jun. 2016), PP 49-53 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Case study of Mixed Signal Design
More informationCadence On-Line Document
Cadence On-Line Document 1 Purpose: Use Cadence On-Line Document to look up command/syntax in SoC Encounter. 2 Cadence On-Line Document An on-line searching system which can be used to inquire about LEF/DEF
More informationConstraint Driven I/O Planning and Placement for Chip-package Co-design
Constraint Driven I/O Planning and Placement for Chip-package Co-design Jinjun Xiong, Yiuchung Wong, Egino Sarto, Lei He University of California, Los Angeles Rio Design Automation, Inc. Agenda Motivation
More informationChoosing an Intellectual Property Core
Choosing an Intellectual Property Core MIPS Technologies, Inc. June 2002 One of the most important product development decisions facing SOC designers today is choosing an intellectual property (IP) core.
More informationDesign Methodologies
Design Methodologies 1981 1983 1985 1987 1989 1991 1993 1995 1997 1999 2001 2003 2005 2007 2009 Complexity Productivity (K) Trans./Staff - Mo. Productivity Trends Logic Transistor per Chip (M) 10,000 0.1
More informationAMS DESIGN METHODOLOGY
OVER VIEW CADENCE ANALOG/ MIXED-SIGNAL DESIGN METHODOLOGY The Cadence Analog/Mixed-Signal (AMS) Design Methodology employs advanced Cadence Virtuoso custom design technologies and leverages silicon-accurate
More informationCall for Participation
ACM International Symposium on Physical Design 2015 Blockage-Aware Detailed-Routing-Driven Placement Contest Call for Participation Start date: November 10, 2014 Registration deadline: December 30, 2014
More informationFive Emerging DRAM Interfaces You Should Know for Your Next Design
Five Emerging DRAM Interfaces You Should Know for Your Next Design By Gopal Raghavan, Cadence Design Systems Producing DRAM chips in commodity volumes and prices to meet the demands of the mobile market
More informationBasic Idea. The routing problem is typically solved using a twostep
Global Routing Basic Idea The routing problem is typically solved using a twostep approach: Global Routing Define the routing regions. Generate a tentative route for each net. Each net is assigned to a
More informationSpiral 2-8. Cell Layout
2-8.1 Spiral 2-8 Cell Layout 2-8.2 Learning Outcomes I understand how a digital circuit is composed of layers of materials forming transistors and wires I understand how each layer is expressed as geometric
More informationCS 4120 Hardware Description Languages and Synthesis Homework 6: Introduction to Cadence Silicon Ensemble
CS 4120 Hardware Description Languages and Synthesis Homework 6: Introduction to Cadence Silicon Ensemble 0. Introduction In this homework, you will be introduced to a Place and Route tool called Silicon
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Lab #2: Layout and Simulation
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Lab #2: Layout and Simulation NTU IC541CA 1 Assumed Knowledge This lab assumes use of the Electric
More informationL14 - Placement and Routing
L14 - Placement and Routing Ajay Joshi Massachusetts Institute of Technology RTL design flow HDL RTL Synthesis manual design Library/ module generators netlist Logic optimization a b 0 1 s d clk q netlist
More informationDFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group
I N V E N T I V E DFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group Moore s Law & More : Tall And Thin More than Moore: Diversification Moore s
More informationA Path Based Algorithm for Timing Driven. Logic Replication in FPGA
A Path Based Algorithm for Timing Driven Logic Replication in FPGA By Giancarlo Beraudo B.S., Politecnico di Torino, Torino, 2001 THESIS Submitted as partial fulfillment of the requirements for the degree
More informationHES-7 ASIC Prototyping
Rev. 1.9 September 14, 2012 Co-authored by: Slawek Grabowski and Zibi Zalewski, Aldec, Inc. Kirk Saban, Xilinx, Inc. Abstract This paper highlights possibilities of ASIC verification using FPGA-based prototyping,
More informationEE115C Digital Electronic Circuits. Tutorial 4: Schematic-driven Layout (Virtuoso XL)
EE115C Digital Electronic Circuits Tutorial 4: Schematic-driven Layout (Virtuoso XL) This tutorial will demonstrate schematic-driven layout on the example of a 2-input NAND gate. Simple Layout (that won
More information3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape
Edition April 2017 Semiconductor technology & processing 3D systems-on-chip A clever partitioning of circuits to improve area, cost, power and performance. In recent years, the technology of 3D integration
More informationPhysical Design Closure
Physical Design Closure Olivier Coudert Monterey Design System DAC 2000 DAC2000 (C) Monterey Design Systems 1 DSM Dilemma SOC Time to market Million gates High density, larger die Higher clock speeds Long
More informationPower Optimization in FPGA Designs
Mouzam Khan Altera Corporation mkhan@altera.com ABSTRACT IC designers today are facing continuous challenges in balancing design performance and power consumption. This task is becoming more critical as
More informationBoost FPGA Prototype Productivity by 10x
Boost FPGA Prototype Productivity by 10x Introduction Modern ASICs have become massively complex due in part to the growing adoption of system on chip (SoC) development methodologies. With this growing
More informationTABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2
TABLE OF CONTENTS 1.0 PURPOSE... 1 2.0 INTRODUCTION... 1 3.0 ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2 3.1 PRODUCT DEFINITION PHASE... 3 3.2 CHIP ARCHITECTURE PHASE... 4 3.3 MODULE AND FULL IC DESIGN PHASE...
More information8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments
8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments QII51017-9.0.0 Introduction The Quartus II incremental compilation feature allows you to partition a design, compile partitions
More informationBest Practices for Incremental Compilation Partitions and Floorplan Assignments
Best Practices for Incremental Compilation Partitions and Floorplan Assignments December 2007, ver. 1.0 Application Note 470 Introduction The Quartus II incremental compilation feature allows you to partition
More informationECO-system: Embracing the Change in Placement
Motivation ECO-system: Embracing the Change in Placement Jarrod A. Roy and Igor L. Markov University of Michigan at Ann Arbor Cong and Sarrafzadeh: state-of-the-art incremental placement techniques unfocused
More informationFPGA for Complex System Implementation. National Chiao Tung University Chun-Jen Tsai 04/14/2011
FPGA for Complex System Implementation National Chiao Tung University Chun-Jen Tsai 04/14/2011 About FPGA FPGA was invented by Ross Freeman in 1989 SRAM-based FPGA properties Standard parts Allowing multi-level
More informationCMP Model Application in RC and Timing Extraction Flow
INVENTIVE CMP Model Application in RC and Timing Extraction Flow Hongmei Liao*, Li Song +, Nickhil Jakadtar +, Taber Smith + * Qualcomm Inc. San Diego, CA 92121 + Cadence Design Systems, Inc. San Jose,
More informationDigital Timing. Using TimingDesigner to Generate SDC Timing Constraints. EMA TimingDesigner The industry s most accurate static timing analysis
EMA TimingDesigner The industry s most accurate static timing analysis Digital Timing Learn about: Using TimingDesigner to generate SDC for development of FPGA designs Using TimingDesigner to establish
More informationDigital Design Methodology (Revisited) Design Methodology: Big Picture
Digital Design Methodology (Revisited) Design Methodology Design Specification Verification Synthesis Technology Options Full Custom VLSI Standard Cell ASIC FPGA CS 150 Fall 2005 - Lec #25 Design Methodology
More informationLab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation
Course Goals Lab Understand key components in VLSI designs Become familiar with design tools (Cadence) Understand design flows Understand behavioral, structural, and physical specifications Be able to
More informationTHREE THINGS TO CONSIDER WHEN DESIGNING ELECTRONIC PRODUCTS WITH HIGH-SPEED CONSTRAINTS BY: PATRICK CARRIER, MENTOR GRAPHICS CORP.
THREE THINGS TO CONSIDER WHEN DESIGNING ELECTRONIC PRODUCTS WITH HIGH-SPEED CONSTRAINTS BY: PATRICK CARRIER, MENTOR GRAPHICS CORP. P A D S W H I T E P A P E R w w w. p a d s. c o m INTRODUCTION Designing
More informationSynthesis and APR Tools Tutorial
Synthesis and APR Tools Tutorial (Last updated: Oct. 26, 2008) Introduction This tutorial will get you familiarized with the design flow of synthesizing and place and routing a Verilog module. All the
More informationLecture 8: Synthesis, Implementation Constraints and High-Level Planning
Lecture 8: Synthesis, Implementation Constraints and High-Level Planning MAH, AEN EE271 Lecture 8 1 Overview Reading Synopsys Verilog Guide WE 6.3.5-6.3.6 (gate array, standard cells) Introduction We have
More informationVLSI Physical Design: From Graph Partitioning to Timing Closure
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5 Global Routing Original uthors: ndrew. Kahng, Jens, Igor L. Markov, Jin Hu VLSI Physical Design: From Graph Partitioning to Timing
More informationProASIC PLUS FPGA Family
ProASIC PLUS FPGA Family Key Features Reprogrammable /Nonvolatile Flash Technology Low Power Secure Single Chip/Live at Power Up 1M Equivalent System Gates Cost Effective ASIC Alternative ASIC Design Flow
More informationVLSI Physical Design: From Graph Partitioning to Timing Closure
Chapter 5 Global Routing Original uthors: ndrew. Kahng, Jens, Igor L. Markov, Jin Hu Chapter 5 Global Routing 5. Introduction 5.2 Terminology and Definitions 5.3 Optimization Goals 5. Representations of
More informationRouting. Robust Channel Router. Figures taken from S. Gerez, Algorithms for VLSI Design Automation, Wiley, 1998
Routing Robust Channel Router Figures taken from S. Gerez, Algorithms for VLSI Design Automation, Wiley, 1998 Channel Routing Algorithms Previous algorithms we considered only work when one of the types
More informationHow Much Logic Should Go in an FPGA Logic Block?
How Much Logic Should Go in an FPGA Logic Block? Vaughn Betz and Jonathan Rose Department of Electrical and Computer Engineering, University of Toronto Toronto, Ontario, Canada M5S 3G4 {vaughn, jayar}@eecgutorontoca
More informationDigital Design Methodology
Digital Design Methodology Prof. Soo-Ik Chae Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008, John Wiley 1-1 Digital Design Methodology (Added) Design Methodology Design Specification
More informationOn the Decreasing Significance of Large Standard Cells in Technology Mapping
On the Decreasing Significance of Standard s in Technology Mapping Jae-sun Seo, Igor Markov, Dennis Sylvester, and David Blaauw Department of EECS, University of Michigan, Ann Arbor, MI 48109 {jseo,imarkov,dmcs,blaauw}@umich.edu
More informationBy Matthew Noonan, Project Manager, Resource Group s Embedded Systems & Solutions
Building Testability into FPGA and ASIC Designs By Matthew Noonan, Project Manager, Resource Group s Embedded Systems & Solutions Introduction This paper discusses how the architecture for FPGAs and ASICs
More informationMapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience
Mapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience H. Krupnova CMG/FMVG, ST Microelectronics Grenoble, France Helena.Krupnova@st.com Abstract Today, having a fast hardware
More informationOvercoming Wireload Model Uncertainty During Physical Design
Overcoming Wireload Model Uncertainty During Physical Design Padmini Gopalakrishnan, Altan Odabasioglu, Lawrence Pileggi, Salil Raje Monterey Design Systems 894 Ross Drive, Suite, Sunnyvale, CA {padmini,
More informationProblem Formulation. Specialized algorithms are required for clock (and power nets) due to strict specifications for routing such nets.
Clock Routing Problem Formulation Specialized algorithms are required for clock (and power nets) due to strict specifications for routing such nets. Better to develop specialized routers for these nets.
More informationCOE 561 Digital System Design & Synthesis Introduction
1 COE 561 Digital System Design & Synthesis Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Outline Course Topics Microelectronics Design
More informationIntroduction to CMOS VLSI Design (E158) Lecture 7: Synthesis and Floorplanning
Harris Introduction to CMOS VLSI Design (E158) Lecture 7: Synthesis and Floorplanning David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University
More informationUser-Centered Development
Software Lifecycle CS470 User-Centered Development User-centered development refers to a design process for creating a system that meets the needs of the user Users should be included in the design process
More informationESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)
ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS) Objective Part A: To become acquainted with Spectre (or HSpice) by simulating an inverter,
More informationIMPROVES. Initial Investment is Low Compared to SoC Performance and Cost Benefits
NOC INTERCONNECT IMPROVES SOC ECONO CONOMICS Initial Investment is Low Compared to SoC Performance and Cost Benefits A s systems on chip (SoCs) have interconnect, along with its configuration, verification,
More informationAutomatic Constraint Generation for Boundary Scan Interconnect Tests
Automatic Constraint Generation for Boundary Scan Interconnect Tests Kendrick Baker Rick Borton Raytheon Company McKinney, TX ABSTRACT This paper discusses an algorithm to automate the generation of constraints
More informationTen Reasons to Optimize a Processor
By Neil Robinson SoC designs today require application-specific logic that meets exacting design requirements, yet is flexible enough to adjust to evolving industry standards. Optimizing your processor
More informationAMS Behavioral Modeling
CHAPTER 3 AMS Behavioral Modeling Ronald S. Vogelsong, Ph.D. Overview Analog designers have for many decades developed their design using a Bottom-Up design flow. First, they would gain the necessary understanding
More informationDATASHEET ENCOUNTER LIBRARY CHARACTERIZER ENCOUNTER LIBRARY CHARACTERIZER
DATASHEET ENCOUNTER LIBRARY CHARACTERIZER Power and process variation concerns are growing for digital IC designers, who need advanced modeling formats to support their cutting-edge low-power digital design
More informationDouble Patterning-Aware Detailed Routing with Mask Usage Balancing
Double Patterning-Aware Detailed Routing with Mask Usage Balancing Seong-I Lei Department of Computer Science National Tsing Hua University HsinChu, Taiwan Email: d9762804@oz.nthu.edu.tw Chris Chu Department
More informationThe Need for Speed: Understanding design factors that make multicore parallel simulations efficient
The Need for Speed: Understanding design factors that make multicore parallel simulations efficient Shobana Sudhakar Design & Verification Technology Mentor Graphics Wilsonville, OR shobana_sudhakar@mentor.com
More informationEE194-EE290C. 28 nm SoC for IoT
EE194-EE290C 28 nm SoC for IoT CMOS VLSI Design by Neil H. Weste and David Money Harris Synopsys IC Compiler ImplementaJon User Guide Synopsys Timing Constraints and OpJmizaJon User Guide Tips This is
More informationLogic Synthesis. Logic Synthesis. Gate-Level Optimization. Logic Synthesis Flow. Logic Synthesis. = Translation+ Optimization+ Mapping
Logic Synthesis Logic Synthesis = Translation+ Optimization+ Mapping Logic Synthesis 2 Gate-Level Optimization Logic Synthesis Flow 3 4 Design Compiler Procedure Logic Synthesis Input/Output 5 6 Design
More informationProgrammable Logic Devices II
São José February 2015 Prof. Hoeller, Prof. Moecke (http://www.sj.ifsc.edu.br) 1 / 28 Lecture 01: Complexity Management and the Design of Complex Digital Systems Prof. Arliones Hoeller arliones.hoeller@ifsc.edu.br
More informationAdvance Manual ECO by Gates On the Fly
Advance Manual ECO by Gates On the Fly Table of Contents Abstract... 1 Preparation... 1 GUI mode... 1 Configure the database... 2 Find the equivalent nets in GUI... 2 ECO in GUI mode... 5 ECO in script
More informationLinking Layout to Logic Synthesis: A Unification-Based Approach
Linking Layout to Logic Synthesis: A Unification-Based Approach Massoud Pedram Department of EE-Systems University of Southern California Los Angeles, CA February 1998 Outline Introduction Technology and
More informationLogic and Physical Synthesis Methodology for High Performance VLIW/SIMD DSP Core
for High Performance VLIW/SIMD DSP Core Jagesh Sanghavi, Helene Deng, Tony Lu Tensilica, Inc sanghavi@tensilica.com ABSTRACT We describe logic and physical synthesis methodology to achieve timing closure
More informationBrief Introduction of Cell-based Design. Ching-Da Chan CIC/DSD
Brief Introduction of Cell-based Design Ching-Da Chan CIC/DSD 1 Design Abstraction Levels SYSTEM MODULE + GATE CIRCUIT S n+ G DEVICE n+ D 2 Full Custom V.S Cell based Design Full custom design Better patent
More information