Dynamic Logic Families
|
|
- Harvey Flynn
- 6 years ago
- Views:
Transcription
1 Dynamic Logic Families C.K. Ken Yang UCLA Courtesy of MAH,JR 1
2 Overview Reading Rabaey 6.3 (Dynamic), (NORA) Overview This set of notes cover in greater detail Dynamic Logic Families and in particular Domino Logic. There is an extensive discussion on the noise issues in dynamic circuits and how they are resolved. A few variants of domino logic are introduced. 2
3 Domino Logic Family Outline Dynamic/domino logic Domino logic Timing of domino logic Noise issues and keepers Dual-rail domino logic (Dynamic DCVS) and other domino styles 3
4 Review: Pre-charged Logic (1) We saw before that pseudo-nmos logic s main disadvantage was the static current that it consumes. One way to get rid of it is to build a dual pmos stack to cut this static current path (CMOS). Another approach to eliminate this static current is pre-charging. What do you mean by pre-charging? Before each evaluation phase, pre-charge the output high Execution of Boolean expression either discharges output or leaves it high A single low-to-high transition on the input allowed, but NOT a high-to-low transition during evaluation static current Dual pmos Network precharge A non-overlapping (good, but not always possible) B precharge precharge evaluate evaluate evaluate Psuedo-nMOS CMOS Pre-Charge 4
5 Review: Precharged Logic (2) Implement the logic function with nmos pull-down stack as in pseudo-nmos Can use a single clock signal = pre-charge = evaluate clk clk clk clk These gates cannot be cascaded, even if complementary clocks are used for alternating stages Constrained by low-to-high transition requirement at the input during evaluation Need to put an inverting stage between them Domino Logic 5
6 Review: Domino Logic clk X precharged node rises monotonically clk This can be any static CMOS gate (NAND, NOR, etc.) During pre-charge: Output of dynamic stage (X) pre-charged high when clk is low Domino gate output driving input of another always low during pre-charge During evaluate: X is conditionally discharged during evaluation Output of static buffer rises monotonically Inverting gate can be any inverting static CMOS gate It is impossible for buffer output to go from H-to-L during evaluation 6
7 Review: Domino Chains nmos nmos nmos Cascaded gates can be switched from PRECHARGE to EVAL on the same clock edge Logic decisions propagate through the cascade (or chain) like a row of falling dominos Length of domino chains is limited by EVAL time Logic must propagate to the output before falls Inputs to domino stage must be held stable during EVAL Domino gates are ratioless All domino gates are NONINVERTING (no XOR function) 7
8 Review: Delay in Domino Circuits clk Eliminating fat slow pmos transistors allows less input capacitance for same drive strength (lower logical effort) Less input capacitance for same drive strength Reduces diffusion capacitances Domino gate has lower switching threshold, so it starts switching sooner No contention between pull-up and pull-down 8
9 Review: Logical Effort of Dynamic Gates LE= 1 LE=2/3 What about the foot transistor? Does it need to be sized the same? NAND structure might not need a footing transistor. 9
10 Review: Precharged NAND Decoder Generally Built with NAND gates If you don t use clocked transistors Can get lower logical effort CLK W/2 4W If we used NAND gates with skewed inverters afterward 2W Assume inputs are pulses 2W W Average Logical Effort is Sqrt(2/3 * 5/6) =
11 Monotonic Edge Optimization Care most about evaluation speed, so skew static gate to favor input falling edge (output rising edge) Use high-skewed CMOS gates (pmos >> nmos) Caveats: degraded noise margins, slower pre-charge time Structuring logic into dynamic and static gates is an art form Static gate favors NAND (since series pmos slow) Dynamic stage allows more series devices clk dyanmic stage static stage 11
12 Clocked Evaluation Transistor The clocked evaluation transistor is not strictly necessary. Can remove if all the inputs are provably low during pre-charge Other domino gate outputs satisfy this condition Also okay if high inputs are in series with provably low input Delay pre-charge edge to reduce power burned at start of pre-charge clk clkd clkdd clk clkd clkdd L H L H clk clkd clkdd 12
13 Pre-charge Properties Many domino gates can evaluate in one half-cycle, so it should be easy to pre-charge a single domino gate in the other half-cycle. But The domino gate must pre-charge enough to flip the high skew gate, then the high skew gate must fall below V t by sufficient noise margin before evaluation starts again To speed up domino evaluation, we want a small pre-charge transistor (small diffusion parasitic capacitances) Makes pre-charge slow High skew gate falls very slowly Delaying the clock to avoid pre-charge contention in un-clocked pull-down stacks reduces pre-charge time for clkdd domino gate Cycles are getting shorter Advanced domino methodologies are stretching the length of evaluation phase at the expense of pre-charge time Bottom line: pre-charge time is becoming an important issue. Size for roughly equal pre-charge and evaluate times 13
14 Domino Logic Family Outline Dynamic/domino logic Domino logic Timing of domino logic Noise issues and keepers Dual-rail domino logic (Dynamic DCVS) and other domino styles 14
15 Clocking for Domino Circuits (1) Make sure that the half-cycle during pre-charge is not wasted. Use clk for one domino chain, and clk_b for the 2 nd domino chain. Data transfers from one phase (chain) to the next. Need a latch between the phases since data is gone during precharge. If pre-charge comes early, we may lose the data. clk clk_b Clk_b Latch Clk_b domino Static Clk_b domino Static Clk_b domino Clk Latch Clk domino Static Clk domino Clk Static domino Legend: Domino: One inverting dynamic gate Static: One inverting static gate Latch: Inverting tristate latch Source: D. Harris 15
16 Clocking for Domino Circuits (2) Domino doesn t look so attractive in the context of a traditional pipeline. Pay clock skew twice in each cycle. Balancing short phases is difficult since there is no time borrowing. Latches become a significant fraction of the cycle time. clk clk_b Clk_b Latch Clk_b domino Static Clk_b domino Static Clk_b domino Clk Latch Clk domino Static Clk domino Static Clk domino Legend: Domino: One inverting dynamic gate Static: One inverting static gate Latch: Inverting tristate latch Source: D. Harris 16
17 Domino-clocking Evaluation Let T = cycle time = 16 FO4 delays; t skew = 2; t setup = 1 Difficult filling cycle exactly (no time borrowing) -> t imbalance = 1 T phase-logic = T/2 - t skew -t setup -t imbalance Baseline Design: T phase-logic = 50% of the phase is wasted in overhead! Slower than static! Optimized Design: Define clock domains and use t skew-local = 1 Work hard to balance logic between phases: t imbalance = 0 (optimistic) T phase-logic = Still, 25% of the phase is overhead! Source: D. Harris 17
18 Early Enhancements Good designers have recognized this problem for years. The largest problem is the hard edges set by the latches. A variety of latches soften this edge: from domino SR Latch Dual-Monotonic LatchTSPC Latch Source: D. Harris 18
19 Skew-tolerant Domino Clocking How much clock skew could we tolerate given N clock phases? Divide logic into N phases of T/N duration each. Overlapping clocks eliminates need for latches Extra overlap accommodates clock skew and time borrowing As with other domino techniques, budget skew on the transition from static to domino static domino static domino static domino static domino static domino static domino static domino static domino 19
20 Skew Tolerance T = t e + t p t p = t prech + t skew; t e = T/N + t skew + t hold Hence t skew-max = [T(N-1)/N - t prech -t hold ] / t p 1a 1b t e must overlap by t hold 2a Effective Precharge Window 1a 1b 2a static domino static domino static domino 20
21 Time Borrowing If we overlap the phases some more, we can provide a region where we can allow time-borrowing between the phases. Both phases are high for longer period of time. Helps with logic granularity. t borrow t overlap t hold t skew 21
22 Numerical Example Assume that T cycle =16 Let t prech = 4, long enough to: Precharge domino gate Make subsequent skewed static fall below V t t hold is slightly negative for reasonable cell libraries Next phase can evaluate before precharge ripples through static gate N t skew t p Conservatively bound t hold at 0 Sweet spots: N=2 (fewest clocks), N=4 (good tolerance, 50% duty cycle) 22
23 Aside: 4-Phase Skew-Tolerant Domino Don t need to worry about data flowing through from within 1 cycle. No min-delay constraint. Lots of overlap for skew tolerance and time borrowing. 23
24 Some Design Issues State is no longer stored in the latch at the end of a phase Instead, it is held by the first domino gate in the phase Use a full keeper to allow stop-clock operation from 1 block 2 weak All systems with overlapping clocks require min-delay checks Domino paths are presumably critical anyway, so few mindelay errors 4-phase has effectively no min-delay risk Overlap of all four phases is at most very small A minimum of 8 gates are in the cycle anyway 24
25 Pulse Stretching and Shrinking Stretch pulses by 2 inverter delays using an even number of inverters. Input transitions HIGH Output stays HIGH (inverted) after the 2 inverter delay. Create a pulse with only 3 inverter delay pulse-width. Input transitions HIGH Both inputs are HIGH (output LOW) for 3 inverter delays Each tick= t inv 25
26 Multiphase Clock Generation Generating precisely shaped clocks is not easy. Fortunately, it doesn t need to be terribly precise. 2-phase clocking 1 and 2 are nonoverlapping. In this design, length of ck non-overlap does not scale with frequency. Use pulse stretchers to guarantee overlap. Control overlap with inverters. 4-phase clocking often need well-controlled delay lines. ck in Clock complement Pulse widen 3 ¼ t per ¼ t per 1 2 Pulse widen Pulse widen
27 Example: 2 -Phase Time Borrowing Time borrowing in the Itanium (Rusu00) Use 4 clock phases Clkd overlaps with both clkb and clk to allow borrowing between Phase 1 and Phase 2. Instead of requiring exactly 180 o overlapping clocks 27
28 N-phase Skew-Tolerant Domino The idea is to delay the clock along with the data flow. Can t delay by too much (>T cycle /2 in case (a) >T cycle in case (b)) would cause improper timing. Last phase ( 6 ) needs to arrive before the next 1 arrives. Phases are not necessarily uniform. 28
29 Interfacing with Static Logic (1) When domino output is driven to a static logic. Pre-charge phase must be eliminated. Follow the pre-charge gate with the latch (Itanium 2) Evaluates low when clock transitions HIGH. When pre-charge data (X) evaluates, output transitions HIGH (or stays LOW). Stays stable during pre-charge because latch is non-transparent when clock is LOW. 29
30 Interfacing with Static Logic (2) When a static logic outputs are driven to the first domino stage. Capture the data with a F/F or latch so that the data do not transition during Evaluate. Or in some way so that only rising edges are allowed. Ultrasparc/Itanium 2 both use a latch that only allows the output to transition from L-H. The latch is pulsed. Only conducting LOW for 3 inverter delay time. A -input arrives before the rising edge is latched. Rising edge A -input that arrives during the pulse is also latched. This essentially gives a small degree of time borrow. 30
31 Domino Logic Family Outline Dynamic/domino logic Domino logic Timing of domino logic Noise issues and keepers Dual-rail domino logic (Dynamic DCVS) and other domino styles 31
32 Noise in Domino Design #1: Charge Leakage Out CLK A Subthreshold leakage Junction leakage V Out Precharge Evaluate Minimum clock rate on the order of khz 32
33 Noise in Domino Design #2: Coupling and Gnd Bounce Coupling Ground Bounce high skew gate V t The output of a dynamic gate is a floating node Coupling on the dynamic node can cause the static gate to glitch Input glitches can discharge dynamic node Portion of glitch >V t is important Ground bounce can cause a glitch or turn on the nmos pull down 33
34 Noise in Domino Design #3: Backgate Coupling A B out1 in out2 3 Dynamic NAND Static NAND 2 1 out1 0-1 in out2 Time, ns
35 Domino Noise Margin: Keepers weak minimum long Keeper for tiny domino gates Dynamic output may be corrupted by subthreshold leakage, -particles Use a weak keeper to make the dynamic node static Keeper doesn t help much with charge sharing and output coupling b/c it is so small Also degrades evaluation speed Prefer separate inverter for keeper Allows complex static gates, minimizes noise coupled onto keeper Dual-gate keeper minimizes load on tiny gates 35
36 Delayed Keepers Weakened keepers are not as effective at restoring the degraded voltage. To avoid fighting, we can turn on a stronger keeper after a small delay. (Alvandpour02), (Allam01), (Jung01) In (b), x floats momentarily. Key is to not delay by too much. Restore before too much charge is gone. But not start the keeper before all the inputs have arrived. Works best with the static logic interface (when all inputs are stable). 36
37 Issue in Domino Design #5: Charge Sharing Domino designs often fail due to charge sharing if internal nodes are not considered Occurs when internal node was low; capacitance divider with output formed Reduce charge sharing by reducing capacitance of internal nodes relative to capacitance of load High fanout gates suffer least from charge sharing Pre-charge internal nodes where necessary with secondary pre-charge devices (generally, every other node suffices) clk out clk in x C out in out goes to high skew gate 0 C x x let C x = C out 37
38 Pre-charging Internal Nodes Normally, internal nodes are pre-charged with small pmos devices Not crucial to get node to 100% of Vdd, just reduce noise Gates actually run faster when some charge sharing occurs Less capacitance needs to be pulled all the way down Sometimes pre-charge an internal node to Vdd-V t with an nmos device Maybe even pre-discharge an internal node to speed it up Worst case for speed is with node high, worst case for noise is with node low If we can tolerate the noise with node low, we might improve the speed by guaranteeing the node is low Use small nmos device (make sure it is off during evaluation) Only can pre-discharge a node if no path to Vdd possibly exists Must be sure that noise is tolerable for all cases when doing this! A B 2 O 38
39 Domino Pitfalls Review There are lots of ways that domino circuits can fail: Charge sharing and leakage Noise coupling onto the output (crosstalk). An -particle hit, sub-threshold leakage, or substrate charge injection on the dynamic node. Power supply noise (especially ground bounce). Fortunately, these are all relatively easy to check with ERC (Electrical Rule Check) and DRC (Design Rule Check) tools. Microprocessor companies routinely build reliable domino datapaths these days. 39
40 Domino Logic Family Outline Dynamic/domino logic Domino logic Timing of domino logic Noise issues and keepers Dual-rail domino logic (Dynamic CVSL) and other domino styles 40
41 Non-monotonic Logic Domino gate + high skew gate pair can only implement non-inverting ( monotonic ) functions. Many important functions are non-monotonic, such as XOR clk a b_b a_b b One solution: push non-monotonic function to end of logic cone Build first part of cone in domino gates Switch to static of transmission gate logic for non-monotonic part Example: carry select adder often uses static mux 41
42 Dual-Rail Domino clk clk F F out_h a a a out_l b b merge into a single pulldown network We can overcome this problem by computing both true and complementary outputs with dual rail domino. Also known as Differential Cascode Voltage Switch (DCVS) Compute out_h and out_l; may be able to share transistors out_h is asserted when the output is evaluated to be high out_l is asserted when the output is evaluated to be low Asserting both out_h and out_l is illegal Both out_h and out_l are unasserted during pre-charge 42
43 Keepers for DCVS F m1 Pull-down Tree m2 F F m1 Pull-down Tree m2 F Keepers are the same idea. Since we have differential, keepers can be cross coupled. 43
44 Multiple-Output Domino MODL (Hwang89) Opportunistic reuse of logic Particularly true of pre-charged carry-propagate chain Can be thought of as one big gate. 44
45 Diode-Footed Domino VDD CLK Out C L Diode-Foot Current Mirror CLK_b The stacking reduces leakage Current mirror and feedback increase the speed 45
46 Operation: Pre-Charge Phase VDD CLK = 0 0 -> VDD VDD -> 0 C L VDD -> 0 CLK_b= VDD 46
47 Operation: Evaluate Phase VDD VDD CLK = VDD VDD -> VDD C L 0 -> 0 CLK = VDD VDD -> C L 0 -> VDD Vx 0V V x CLK_b = 0 CLK_b = 0 V x has finite voltage due to leakage current. Stack of 2 reduce leakage. Initial discharge due to charge sharing Current mirror provide a faster discharge path. Feedback provide remaining discharge 47
48 Simulations Noise immunity test: Apply input noise pulse until noise is unity gain. Normal Operation 48
49 Noise Immunity of DFD 49
50 Summary Dynamic logic is based on optimizing for one edge of evaluation. To eliminate the other edge, a pre-charge phase is introduced. Timing is a critical element of the design Because one of the nodes is dynamic, noise is another critical design constraint. Large internal capacitance can lead to a bad delayrobustness tradeoff. Large fanin can be challenging (especially ANDs). Monotonicity forces us to build dual rail making ANDs unavoidable. Diode-footed is one attempt at pushing the tradeoff to a different point. (We ll see many more). 50
Dynamic CMOS Logic Gate
Dynamic CMOS Logic Gate In dynamic CMOS logic a single clock can be used to accomplish both the precharge and evaluation operations When is low, PMOS pre-charge transistor Mp charges Vout to Vdd, since
More information3. Implementing Logic in CMOS
3. Implementing Logic in CMOS 3. Implementing Logic in CMOS Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 27 September, 27 ECE Department,
More informationMemory. Outline. ECEN454 Digital Integrated Circuit Design. Memory Arrays. SRAM Architecture DRAM. Serial Access Memories ROM
ECEN454 Digital Integrated Circuit Design Memory ECEN 454 Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Multiple Ports DRAM Outline Serial Access Memories ROM ECEN 454 12.2 1 Memory
More informationLecture 11: MOS Memory
Lecture 11: MOS Memory MAH, AEN EE271 Lecture 11 1 Memory Reading W&E 8.3.1-8.3.2 - Memory Design Introduction Memories are one of the most useful VLSI building blocks. One reason for their utility is
More informationMonotonic Static CMOS and Dual V T Technology
Monotonic Static CMOS and Dual V T Technology Tyler Thorp, Gin Yee and Carl Sechen Department of Electrical Engineering University of Wasngton, Seattle, WA 98195 {thorp,gsyee,sechen}@twolf.ee.wasngton.edu
More informationDesign of Low Power Wide Gates used in Register File and Tag Comparator
www..org 1 Design of Low Power Wide Gates used in Register File and Tag Comparator Isac Daimary 1, Mohammed Aneesh 2 1,2 Department of Electronics Engineering, Pondicherry University Pondicherry, 605014,
More informationLecture 11 SRAM Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS Digital IC Design & Analysis Lecture 11 SRAM Zhuo Feng 11.1 Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitryit Multiple Ports Outline Serial Access Memories 11.2 Memory Arrays
More information+1 (479)
Memory Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Memory Arrays Memory Arrays Random Access Memory Serial
More informationLecture 13: SRAM. Slides courtesy of Deming Chen. Slides based on the initial set from David Harris. 4th Ed.
Lecture 13: SRAM Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Multiple Ports
More informationIntroduction to CMOS VLSI Design Lecture 13: SRAM
Introduction to CMOS VLSI Design Lecture 13: SRAM David Harris Harvey Mudd College Spring 2004 1 Outline Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Multiple Ports Serial Access
More informationSRAM. Introduction. Digital IC
SRAM Introduction Outline Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Multiple Ports Serial Access Memories Memory Arrays Memory Arrays Random Access Memory Serial Access Memory
More informationSemiconductor Memory Classification
ESE37: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: November, 7 Memory Overview Today! Memory " Classification " Architecture " Memory core " Periphery (time permitting)!
More informationPower Analysis for CMOS based Dual Mode Logic Gates using Power Gating Techniques
Power Analysis for CMOS based Dual Mode Logic Gates using Power Gating Techniques S. Nand Singh Dr. R. Madhu M. Tech (VLSI Design) Assistant Professor UCEK, JNTUK. UCEK, JNTUK Abstract: Low power technology
More informationLecture 5. Other Adder Issues
Lecture 5 Other Adder Issues Mark Horowitz Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 24 by Mark Horowitz with information from Brucek Khailany 1 Overview Reading There
More informationMicrocomputers. Outline. Number Systems and Digital Logic Review
Microcomputers Number Systems and Digital Logic Review Lecture 1-1 Outline Number systems and formats Common number systems Base Conversion Integer representation Signed integer representation Binary coded
More informationDigital Integrated Circuits Lecture 13: SRAM
Digital Integrated Circuits Lecture 13: SRAM Chih-Wei Liu VLSI Signal Processing LAB National Chiao Tung University cwliu@twins.ee.nctu.edu.tw DIC-Lec13 cwliu@twins.ee.nctu.edu.tw 1 Outline Memory Arrays
More informationEE577b. Register File. By Joong-Seok Moon
EE577b Register File By Joong-Seok Moon Register File A set of registers that store data Consists of a small array of static memory cells Smallest size and fastest access time in memory hierarchy (Register
More informationIntroduction to SRAM. Jasur Hanbaba
Introduction to SRAM Jasur Hanbaba Outline Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Non-volatile Memory Manufacturing Flow Memory Arrays Memory Arrays Random Access Memory Serial
More informationTopics. ! PLAs.! Memories: ! Datapaths.! Floor Planning ! ROM;! SRAM;! DRAM. Modern VLSI Design 2e: Chapter 6. Copyright 1994, 1998 Prentice Hall
Topics! PLAs.! Memories:! ROM;! SRAM;! DRAM.! Datapaths.! Floor Planning Programmable logic array (PLA)! Used to implement specialized logic functions.! A PLA decodes only some addresses (input values);
More informationMemory Design I. Array-Structured Memory Architecture. Professor Chris H. Kim. Dept. of ECE.
Memory Design I Professor Chris H. Kim University of Minnesota Dept. of ECE chriskim@ece.umn.edu Array-Structured Memory Architecture 2 1 Semiconductor Memory Classification Read-Write Wi Memory Non-Volatile
More informationPOWER ANALYSIS RESISTANT SRAM
POWER ANALYSIS RESISTANT ENGİN KONUR, TÜBİTAK-UEKAE, TURKEY, engin@uekae.tubitak.gov.tr YAMAN ÖZELÇİ, TÜBİTAK-UEKAE, TURKEY, yaman@uekae.tubitak.gov.tr EBRU ARIKAN, TÜBİTAK-UEKAE, TURKEY, ebru@uekae.tubitak.gov.tr
More informationFPGA. Logic Block. Plessey FPGA: basic building block here is 2-input NAND gate which is connected to each other to implement desired function.
FPGA Logic block of an FPGA can be configured in such a way that it can provide functionality as simple as that of transistor or as complex as that of a microprocessor. It can used to implement different
More informationSTUDY OF SRAM AND ITS LOW POWER TECHNIQUES
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN ISSN 0976 6464(Print)
More informationPrototype of SRAM by Sergey Kononov, et al.
Prototype of SRAM by Sergey Kononov, et al. 1. Project Overview The goal of the project is to create a SRAM memory layout that provides maximum utilization of the space on the 1.5 by 1.5 mm chip. Significant
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 26: November 9, 2018 Memory Overview Dynamic OR4! Precharge time?! Driving input " With R 0 /2 inverter! Driving inverter
More information1. Prove that if you have tri-state buffers and inverters, you can build any combinational logic circuit. [4]
HW 3 Answer Key 1. Prove that if you have tri-state buffers and inverters, you can build any combinational logic circuit. [4] You can build a NAND gate from tri-state buffers and inverters and thus you
More information! Memory. " RAM Memory. " Serial Access Memories. ! Cell size accounts for most of memory array size. ! 6T SRAM Cell. " Used in most commercial chips
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec : April 5, 8 Memory: Periphery circuits Today! Memory " RAM Memory " Architecture " Memory core " SRAM " DRAM " Periphery " Serial Access Memories
More informationCHAPTER 12 ARRAY SUBSYSTEMS [ ] MANJARI S. KULKARNI
CHAPTER 2 ARRAY SUBSYSTEMS [2.4-2.9] MANJARI S. KULKARNI OVERVIEW Array classification Non volatile memory Design and Layout Read-Only Memory (ROM) Pseudo nmos and NAND ROMs Programmable ROMS PROMS, EPROMs,
More informationDESIGN, MANUFACTURE AND TESTING OF A 4-BIT MICROPROCESSOR
DESIGN, MANUFACTURE AND TESTING OF A 4-BIT MICROPROCESSOR Theodore D ~ntonoli 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT A four bit microprocessor was designed
More information! Memory Overview. ! ROM Memories. ! RAM Memory " SRAM " DRAM. ! This is done because we can build. " large, slow memories OR
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 2: April 5, 26 Memory Overview, Memory Core Cells Lecture Outline! Memory Overview! ROM Memories! RAM Memory " SRAM " DRAM 2 Memory Overview
More informationCAD4 The ALU Fall 2009 Assignment. Description
CAD4 The ALU Fall 2009 Assignment To design a 16-bit ALU which will be used in the datapath of the microprocessor. This ALU must support two s complement arithmetic and the instructions in the baseline
More information6. Latches and Memories
6 Latches and Memories This chapter . RS Latch The RS Latch, also called Set-Reset Flip Flop (SR FF), transforms a pulse into a continuous state. The RS latch can be made up of two interconnected
More informationVery Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 8 Dr. Ahmed H. Madian ah_madian@hotmail.com Content Array Subsystems Introduction General memory array architecture SRAM (6-T cell) CAM Read only memory Introduction
More informationDigital Fundamentals. Integrated Circuit Technologies
Digital Fundamentals Integrated Circuit Technologies 1 Objectives Determine the noise margin of a device from data sheet parameters Calculate the power dissipation of a device Explain how propagation delay
More informationMemory Design I. Semiconductor Memory Classification. Read-Write Memories (RWM) Memory Scaling Trend. Memory Scaling Trend
Array-Structured Memory Architecture Memory Design I Professor hris H. Kim University of Minnesota Dept. of EE chriskim@ece.umn.edu 2 Semiconductor Memory lassification Read-Write Memory Non-Volatile Read-Write
More informationCENG 4480 L09 Memory 2
CENG 4480 L09 Memory 2 Bei Yu Reference: Chapter 11 Memories CMOS VLSI Design A Circuits and Systems Perspective by H.E.Weste and D.M.Harris 1 v.s. CENG3420 CENG3420: architecture perspective memory coherent
More informationAdaptive Robustness Tuning for High Performance Domino Logic
Adaptive Robustness Tuning for High Performance Domino Logic Bharan Giridhar 1, David Fick 1, Matthew Fojtik 1, Sudhir Satpathy 1, David Bull 2, Dennis Sylvester 1 and David Blaauw 1 1 niversity of Michigan,
More informationChapter 6. CMOS Functional Cells
Chapter 6 CMOS Functional Cells In the previous chapter we discussed methods of designing layout of logic gates and building blocks like transmission gates, multiplexers and tri-state inverters. In this
More informationReference Sheet for C112 Hardware
Reference Sheet for C112 Hardware 1 Boolean Algebra, Gates and Circuits Autumn 2016 Basic Operators Precedence : (strongest),, + (weakest). AND A B R 0 0 0 0 1 0 1 0 0 1 1 1 OR + A B R 0 0 0 0 1 1 1 0
More informationINTERNATIONAL JOURNAL OF PROFESSIONAL ENGINEERING STUDIES Volume 9 /Issue 3 / OCT 2017
Design of Low Power Adder in ALU Using Flexible Charge Recycling Dynamic Circuit Pallavi Mamidala 1 K. Anil kumar 2 mamidalapallavi@gmail.com 1 anilkumar10436@gmail.com 2 1 Assistant Professor, Dept of
More informationTHE latest generation of microprocessors uses a combination
1254 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 11, NOVEMBER 1995 A 14-Port 3.8-ns 116-Word 64-b Read-Renaming Register File Creigton Asato Abstract A 116-word by 64-b register file for a 154 MHz
More informationDESIGN OF HIGH SPEED & LOW POWER SRAM DECODER
A Dissertation on DESIGN OF HIGH SPEED & LOW POWER SRAM DECODER Submitted towards the partial fulfillment of requirement for the award of degree of Master of Technology in VLSI Design Submitted by Shivkaran
More informationMemory Arrays. Array Architecture. Chapter 16 Memory Circuits and Chapter 12 Array Subsystems from CMOS VLSI Design by Weste and Harris, 4 th Edition
Chapter 6 Memory Circuits and Chapter rray Subsystems from CMOS VLSI Design by Weste and Harris, th Edition E E 80 Introduction to nalog and Digital VLSI Paul M. Furth New Mexico State University Static
More informationSemiconductor Memory Classification. Today. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. CPU Memory Hierarchy.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec : April 4, 7 Memory Overview, Memory Core Cells Today! Memory " Classification " ROM Memories " RAM Memory " Architecture " Memory core " SRAM
More informationMEMORIES. Memories. EEC 116, B. Baas 3
MEMORIES Memories VLSI memories can be classified as belonging to one of two major categories: Individual registers, single bit, or foreground memories Clocked: Transparent latches and Flip-flops Unclocked:
More informationEE 434 Lecture 30. Logic Design
EE 434 Lecture 30 Logic Design Review from last time: Hierarchical nalog Design Domains: Top Behavioral: Structural: Physical Bottom Up Design Top Down Design Bottom Review from last time: Hierarchical
More informationA Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM
IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 09, 2016 ISSN (online): 2321-0613 A Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM Yogit
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 23-1 guntzel@inf.ufsc.br Semiconductor Memory Classification
More informationLOGIC EFFORT OF CMOS BASED DUAL MODE LOGIC GATES
LOGIC EFFORT OF CMOS BASED DUAL MODE LOGIC GATES D.Rani, R.Mallikarjuna Reddy ABSTRACT This logic allows operation in two modes: 1) static and2) dynamic modes. DML gates, which can be switched between
More informationDYNAMIC CIRCUIT TECHNIQUE FOR LOW- POWER MICROPROCESSORS Kuruva Hanumantha Rao 1 (M.tech)
DYNAMIC CIRCUIT TECHNIQUE FOR LOW- POWER MICROPROCESSORS Kuruva Hanumantha Rao 1 (M.tech) K.Prasad Babu 2 M.tech (Ph.d) hanumanthurao19@gmail.com 1 kprasadbabuece433@gmail.com 2 1 PG scholar, VLSI, St.JOHNS
More informationTESTING TRI-STATE AND PASS TRANSISTOR CIRCUIT STRUCTURES. A Thesis SHAISHAV PARIKH
TESTING TRI-STATE AND PASS TRANSISTOR CIRCUIT STRUCTURES A Thesis by SHAISHAV PARIKH Submitted to the Office of Graduate Studies of Texas A&M University in partial fulfillment of the requirements for the
More information6T- SRAM for Low Power Consumption. Professor, Dept. of ExTC, PRMIT &R, Badnera, Amravati, Maharashtra, India 1
6T- SRAM for Low Power Consumption Mrs. J.N.Ingole 1, Ms.P.A.Mirge 2 Professor, Dept. of ExTC, PRMIT &R, Badnera, Amravati, Maharashtra, India 1 PG Student [Digital Electronics], Dept. of ExTC, PRMIT&R,
More informationMemory, Latches, & Registers
Memory, Latches, & Registers 1) Structured Logic Arrays 2) Memory Arrays 3) Transparent Latches 4) How to save a few bucks at toll booths 5) Edge-triggered Registers L13 Memory 1 General Table Lookup Synthesis
More informationUnit 7: Memory. Dynamic shift register: Circuit diagram: Refer to unit 4(ch 6.5.4)
Unit 7: Memory Objectives: At the end of this unit we will be able to understand System timing consideration Storage / Memory Elements dynamic shift register 1T and 3T dynamic memory 4T dynamic and 6T
More informationESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)
ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS) Objective Part A: To become acquainted with Spectre (or HSpice) by simulating an inverter,
More informationDesign and Simulation of Low Power 6TSRAM and Control its Leakage Current Using Sleepy Keeper Approach in different Topology
Vol. 3, Issue. 3, May.-June. 2013 pp-1475-1481 ISSN: 2249-6645 Design and Simulation of Low Power 6TSRAM and Control its Leakage Current Using Sleepy Keeper Approach in different Topology Bikash Khandal,
More informationColumn decoder using PTL for memory
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735. Volume 5, Issue 4 (Mar. - Apr. 2013), PP 07-14 Column decoder using PTL for memory M.Manimaraboopathy
More informationMOS High Performance Arithmetic
MOS High Performance Arithmetic Mark Horowitz Stanford University horowitz@ee.stanford.edu Arithmetic Is Important Then Now (TegraK1) 2 What Is Hard? 9999999 + 1 3 Proof: 1 st Gen 2 nd Gen 4 And Getting
More informationVLSI Test Technology and Reliability (ET4076)
VLSI Test Technology and Reliability (ET4076) Lecture 8(2) I DDQ Current Testing (Chapter 13) Said Hamdioui Computer Engineering Lab Delft University of Technology 2009-2010 1 Learning aims Describe the
More informationDeep Sub-Micron Cache Design
Cache Design Challenges in Deep Sub-Micron Process Technologies L2 COE Carl Dietz May 25, 2007 Deep Sub-Micron Cache Design Agenda Bitcell Design Array Design SOI Considerations Surviving in the corporate
More informationECEN 449 Microprocessor System Design. Memories
ECEN 449 Microprocessor System Design Memories 1 Objectives of this Lecture Unit Learn about different types of memories SRAM/DRAM/CAM /C Flash 2 1 SRAM Static Random Access Memory 3 SRAM Static Random
More informationMemory, Latches, & Registers
Memory, Latches, & Registers 1) Structured Logic Arrays 2) Memory Arrays 3) Transparent Latches 4) Saving a few bucks at toll booths 5) Edge-triggered Registers L14 Memory 1 General Table Lookup Synthesis
More informationCHAPTER 3 ASYNCHRONOUS PIPELINE CONTROLLER
84 CHAPTER 3 ASYNCHRONOUS PIPELINE CONTROLLER 3.1 INTRODUCTION The introduction of several new asynchronous designs which provides high throughput and low latency is the significance of this chapter. The
More informationSynthesis of combinational logic
Page 1 of 14 Synthesis of combinational logic indicates problems that have been selected for discussion in section, time permitting. Problem 1. A certain function F has the following truth table: A B C
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: January 2, 2018 at 11:23 CS429 Slideset 5: 1 Topics of this Slideset
More informationMemory in Digital Systems
MEMORIES Memory in Digital Systems Three primary components of digital systems Datapath (does the work) Control (manager) Memory (storage) Single bit ( foround ) Clockless latches e.g., SR latch Clocked
More informationCS152 Computer Architecture and Engineering Lecture 16: Memory System
CS152 Computer Architecture and Engineering Lecture 16: System March 15, 1995 Dave Patterson (patterson@cs) and Shing Kong (shing.kong@eng.sun.com) Slides available on http://http.cs.berkeley.edu/~patterson
More informationUnleashing the Power of Embedded DRAM
Copyright 2005 Design And Reuse S.A. All rights reserved. Unleashing the Power of Embedded DRAM by Peter Gillingham, MOSAID Technologies Incorporated Ottawa, Canada Abstract Embedded DRAM technology offers
More informationECE 637 Integrated VLSI Circuits. Introduction. Introduction EE141
ECE 637 Integrated VLSI Circuits Introduction EE141 1 Introduction Course Details Instructor Mohab Anis; manis@vlsi.uwaterloo.ca Text Digital Integrated Circuits, Jan Rabaey, Prentice Hall, 2 nd edition
More informationRTL Design (2) Memory Components (RAMs & ROMs)
RTL Design (2) Memory Components (RAMs & ROMs) Memory Components All sequential circuit have a form of memory Register, latches, etc However, the term memory is generally reserved for bits that are stored
More informationSIDDHARTH INSTITUTE OF ENGINEERING AND TECHNOLOGY :: PUTTUR (AUTONOMOUS) Siddharth Nagar, Narayanavanam Road QUESTION BANK UNIT I
SIDDHARTH INSTITUTE OF ENGINEERING AND TECHNOLOGY :: PUTTUR (AUTONOMOUS) Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK Subject with Code : DICD (16EC5703) Year & Sem: I-M.Tech & I-Sem Course
More informationA 65nm LEVEL-1 CACHE FOR MOBILE APPLICATIONS
A 65nm LEVEL-1 CACHE FOR MOBILE APPLICATIONS ABSTRACT We describe L1 cache designed for digital signal processor (DSP) core. The cache is 32KB with variable associativity (4 to 16 ways) and is pseudo-dual-ported.
More informationCS250 VLSI Systems Design Lecture 9: Memory
CS250 VLSI Systems esign Lecture 9: Memory John Wawrzynek, Jonathan Bachrach, with Krste Asanovic, John Lazzaro and Rimas Avizienis (TA) UC Berkeley Fall 2012 CMOS Bistable Flip State 1 0 0 1 Cross-coupled
More information4. Hot Socketing and Power-On Reset in MAX V Devices
December 2010 MV51004-1.0 4. Hot Socketing and Power-On Reset in MAX V Devices MV51004-1.0 This chapter provides information about hot-socketing specifications, power-on reset (POR) requirements, and their
More informationIn this lecture, we will focus on two very important digital building blocks: counters which can either count events or keep time information, and
In this lecture, we will focus on two very important digital building blocks: counters which can either count events or keep time information, and shift registers, which is most useful in conversion between
More informationHigh-Performance Full Adders Using an Alternative Logic Structure
Term Project EE619 High-Performance Full Adders Using an Alternative Logic Structure by Atulya Shivam Shree (10327172) Raghav Gupta (10327553) Department of Electrical Engineering, Indian Institure Technology,
More informationA Energy-Efficient Pipeline Templates for High-Performance Asynchronous Circuits
A Energy-Efficient Pipeline Templates for High-Performance Asynchronous Circuits Basit Riaz Sheikh and Rajit Manohar, Cornell University We present two novel energy-efficient pipeline templates for high
More informationLow Power PLAs. Reginaldo Tavares, Michel Berkelaar, Jochen Jess. Information and Communication Systems Section, Eindhoven University of Technology,
Low Power PLAs Reginaldo Tavares, Michel Berkelaar, Jochen Jess Information and Communication Systems Section, Eindhoven University of Technology, P.O. Box 513, 5600 MB Eindhoven, The Netherlands {regi,michel,jess}@ics.ele.tue.nl
More informationTopic Notes: Building Memory
Computer Science 220 ssembly Language & Comp. rchitecture Siena College Fall 2011 Topic Notes: Building Memory We ll next see how we can use flip-flop devices to construct memory. Buffers We ve seen and
More informationVLSI Test Technology and Reliability (ET4076)
VLSI Test Technology and Reliability (ET4076) Lecture 4(part 2) Testability Measurements (Chapter 6) Said Hamdioui Computer Engineering Lab Delft University of Technology 2009-2010 1 Previous lecture What
More informationData Cache Final Project Report ECE251: VLSI Systems Design UCI Spring, 2000
June 15, 2000 Data Cache Final Project Report ECE251: VLSI Systems Design UCI Spring, 2000 Jinfeng Liu Yi Deng ID: 65547013 (jinfengl@ece.uci.edu) ID: 57434732 (dengy@ece.uci.edu) Project Summary In this
More informationProblem Formulation. Specialized algorithms are required for clock (and power nets) due to strict specifications for routing such nets.
Clock Routing Problem Formulation Specialized algorithms are required for clock (and power nets) due to strict specifications for routing such nets. Better to develop specialized routers for these nets.
More informationEECS 150 Homework 7 Solutions Fall (a) 4.3 The functions for the 7 segment display decoder given in Section 4.3 are:
Problem 1: CLD2 Problems. (a) 4.3 The functions for the 7 segment display decoder given in Section 4.3 are: C 0 = A + BD + C + BD C 1 = A + CD + CD + B C 2 = A + B + C + D C 3 = BD + CD + BCD + BC C 4
More informationCluster-based approach eases clock tree synthesis
Page 1 of 5 EE Times: Design News Cluster-based approach eases clock tree synthesis Udhaya Kumar (11/14/2005 9:00 AM EST) URL: http://www.eetimes.com/showarticle.jhtml?articleid=173601961 Clock network
More informationInternational Journal of Scientific & Engineering Research, Volume 5, Issue 2, February ISSN
International Journal of Scientific & Engineering Research, Volume 5, Issue 2, February-2014 938 LOW POWER SRAM ARCHITECTURE AT DEEP SUBMICRON CMOS TECHNOLOGY T.SANKARARAO STUDENT OF GITAS, S.SEKHAR DILEEP
More informationDESIGN AND SIMULATION OF 1 BIT ARITHMETIC LOGIC UNIT DESIGN USING PASS-TRANSISTOR LOGIC FAMILIES
Volume 120 No. 6 2018, 4453-4466 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ DESIGN AND SIMULATION OF 1 BIT ARITHMETIC LOGIC UNIT DESIGN USING PASS-TRANSISTOR
More informationE40M. Binary Numbers, Codes. M. Horowitz, J. Plummer, R. Howe 1
E40M Binary Numbers, Codes M. Horowitz, J. Plummer, R. Howe 1 Reading Chapter 5 in the reader A&L 5.6 M. Horowitz, J. Plummer, R. Howe 2 Useless Box Lab Project #2 Adding a computer to the Useless Box
More informationCS 31: Intro to Systems Digital Logic. Kevin Webb Swarthmore College February 2, 2016
CS 31: Intro to Systems Digital Logic Kevin Webb Swarthmore College February 2, 2016 Reading Quiz Today Hardware basics Machine memory models Digital signals Logic gates Circuits: Borrow some paper if
More informationDigital Systems Design with PLDs and FPGAs Kuruvilla Varghese Department of Electronic Systems Engineering Indian Institute of Science Bangalore
Digital Systems Design with PLDs and FPGAs Kuruvilla Varghese Department of Electronic Systems Engineering Indian Institute of Science Bangalore Lecture-32 Simple PLDs So welcome to just lecture on programmable
More informationNovel low power CAM architecture
Rochester Institute of Technology RIT Scholar Works Theses Thesis/Dissertation Collections 8-1-2008 Novel low power CAM architecture Ka Fai Ng Follow this and additional works at: http://scholarworks.rit.edu/theses
More informationTernary Content Addressable Memory Types And Matchline Schemes
RESEARCH ARTICLE OPEN ACCESS Ternary Content Addressable Memory Types And Matchline Schemes Sulthana A 1, Meenakshi V 2 1 Student, ME - VLSI DESIGN, Sona College of Technology, Tamilnadu, India 2 Assistant
More informationNAND Flash Memory: Basics, Key Scaling Challenges and Future Outlook. Pranav Kalavade Intel Corporation
NAND Flash Memory: Basics, Key Scaling Challenges and Future Outlook Pranav Kalavade Intel Corporation pranav.kalavade@intel.com October 2012 Outline Flash Memory Product Trends Flash Memory Device Primer
More informationPROGRAMMABLE LOGIC DEVICES
PROGRAMMABLE LOGIC DEVICES Programmable logic devices (PLDs) are used for designing logic circuits. PLDs can be configured by the user to perform specific functions. The different types of PLDs available
More informationHigh Performance Memory Read Using Cross-Coupled Pull-up Circuitry
High Performance Memory Read Using Cross-Coupled Pull-up Circuitry Katie Blomster and José G. Delgado-Frias School of Electrical Engineering and Computer Science Washington State University Pullman, WA
More informationLecture 20: CAMs, ROMs, PLAs
Lecture 2: CAMs, ROMs, PLAs Outline Content-Addressable Memories Read-Only Memories Programmable Logic Arrays 2: CAMs, ROMs, and PLAs CMOS VLSI Design 4th Ed. 2 CAMs Extension of ordinary memory (e.g.
More informationCSE 140L Final Exam. Prof. Tajana Simunic Rosing. Spring 2008
CSE 140L Final Exam Prof. Tajana Simunic Rosing Spring 2008 NAME: ID#: Do not start the exam until you are told to. Turn off any cell phones or pagers. Write your name and PID at the top of every page.
More information250nm Technology Based Low Power SRAM Memory
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 1, Ver. I (Jan - Feb. 2015), PP 01-10 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org 250nm Technology Based Low Power
More informationSense Amplifiers 6 T Cell. M PC is the precharge transistor whose purpose is to force the latch to operate at the unstable point.
Announcements (Crude) notes for switching speed example from lecture last week posted. Schedule Final Project demo with TAs. Written project report to include written evaluation section. Send me suggestions
More informationAPPLICATION NOTE 655 Supervisor ICs Monitor Battery-Powered Equipment
Maxim > Design Support > Technical Documents > Application Notes > Automotive > APP 655 Maxim > Design Support > Technical Documents > Application Notes > Microprocessor Supervisor Circuits > APP 655 Keywords:
More informationPhysical Implementation
CS250 VLSI Systems Design Fall 2009 John Wawrzynek, Krste Asanovic, with John Lazzaro Physical Implementation Outline Standard cell back-end place and route tools make layout mostly automatic. However,
More information