VirtuOS: an operating system with kernel virtualization
|
|
- Jean Goodman
- 5 years ago
- Views:
Transcription
1 VirtOS: an operating system with kernel virtalization Rslan Nikolaev, Godmar Back SOSP '13 Proceedings of the Twenty-Forth ACM Symposim on Oper ating Systems Principles 이영석, 신현호, 박재완
2 Index Motivation Design & Implementation Evalation Conclsion
3 Motivation System critical data of crrent operating system resides in the kernel s address space where it cannot be directly accessed by applications. This isolation falls short of protecting the system from failing kernel components. Failre of jst one kernel component generally cases the entire syste m to crash. device drivers 65~83% of all crashes ( in Windows XP )
4 Motivation Architectral approaches for increasing the reliability of kernel soft ware and redcing the impact of falts often rely on decomposition. Reliability? Decomposition
5 VirtOS s goal to explore opportnities for improved isolation of kernel components in virtalized containers withot significant compromises in performance.
6 Design & Implementation Microkernel Microkernel-based system design moves device drivers and other system critical code from the kernel into sep arate ser space processes. Bt they reqire carefl engineering to achieve good IP C performance. Extensive emlation interface layers mst be impleme nted Mach 1995 L Sawmill
7 Design & Implementation Virtal Machines also se hardware isolation to create strongly isolated domains in which to separate software components. to safely share a machine s resorces while maintaining application and kernel compatibility with existing systems.
8 Design & Implementation Microkernel Virtal Machines Dissimilar Motivations Bt the same larger design space
9 Design & Implementation
10 Design & Implementation Failre Model Primary Domain A single, primary domain is dedicated to core system tasks sch as process management, schedling, ser memory management, and IPC. Service Domain do not rn any ser processes other than for bootstrapping and to perform any necessary system management tasks related to a domain s fnction. is to handle reqests coming from the ser processes managed by the prima ry domain.
11 Design & Implementation System Call Design Remote system call system calls destined for a service domain Local system call directly handled by the primary domain A modified C library contains all necessary infrastrctre to transparently demltiplex local and remote system calls and forward remote calls to service domains.
12 Design & Implementation System Call Design Traditional system call implementations has Mode Switch : transition the processor from a less privileged ser mo de to kernel mode Cache polltion : Cache and TLB polltion cased by the different w orking sets of ser and kernel code. So this implementation was discarded, the Exception-less system calls is selected.
13 Design & Implementation System Call Design Exceptionless System Call( FlexSC: Flexible System Call, 2008 ) a ser-level library places system call reqests into a bffer that is sh ared with kernel worker threads that execte the system call on the t ask s behalf, withot a mode switch. Effective exceptionless system call handling assmes that kernel wor ker threads rn on different cores from the ser threads they serv e.
14 Design & Implementation System Call Design
15 Design & Implementation System Call Design impossible direct access in VirtOS The kernel worker threads reside in a different virtal machine. Or implementation addresses these differences which reqires the primary domain to commnicate essential inform ation abot rnning processes to the service domains
16 Design & Implementation System Call Design Each process create two sch shared areas for each service domain: (1) One area to hold the reqest qee for otstanding system call reqests (2) An area sed as a temporary bffer for system calls that transfer ser data.
17 Design & Implementation System Call Design Copy Strategy - the ser process copies data into or ot of a Temporary bffer of memory shared with the service domain. - A shared memory region is mapped in a continos virtal address space region in the ser program and in the service domain.
18 Design & Implementation Thread Management User-level Thread Schedling When a system call reqest is placed into a service domain s reqeset qe e, the issing ser-level thread incl des a pointer to its thread control b lock in the system call entry.
19 Design & Implementation Thread Management User-level Thread Schedling User-level Thread User-level Thread Ready Qee Ready Qee 1. isse a system call
20 Design & Implementation Thread Management User-level Thread Schedling Context Switch Case 1. other threads are ready to execte User-level Thread User-level Thread ready to execte Ready Qee Ready Qee If other ser-level threads are ready to execte, the crrent ser-level thread blocks and performs a low-overhead context switch to the next ready ser-level thread.
21 Design & Implementation Thread Management User-level Thread Schedling Spinning Case 2. there are no ready threads User-level Thread User-level Thread Ready Qee Ready Qee If there are no ready ser-level threads after a system call reqest is issed, a ser-level thread spins for a fixed amont of time. Otherwise, it blocks the nderlying kernel thread via a local system call
22 Design & Implementation Thread Management Worker Thread Schedling Create worker threads on demand as system call reqests are issed, by always maintain on spare worker thread per process. Service Domain Worker Thread Worker Thread Worker Thread Worker Thread Reqest qee Reqest qee
23 Design & Implementation Thread Management Worker Thread Schedling Once created, a worker thread remains dedicated to a particlar process. This fixed assignment allows s to set p the thread s process specific dat a strctres only once. Service Domain Worker Thread Worker Thread Worker Thread Worker Thread Reqest qee Reqest qee
24 Design & Implementation Thread Management Worker Thread Schedling All worker threads cooperate in checking for new reqests sing the following strategy. When a worker thread has completed servicing system call, it checks the req est qees of all other processes for incoming reqests and wakes p worker t hreads for any processes whose reqest qee has pending reqests. Finally, it checks its own process s reqest qee and handles any pending req ests. If no reqest is pending in any qee, the worker thread will contine to chec k those qees for a fixed spinning threshold. If the threshold is exceeded, the worker thread will block.
25 Design & Implementation Service Domain complete! Worker Thread Worker Thread Worker Thread Worker Thread Reqest qee Reqest qee
26 Design & Implementation Service Domain Worker Thread Worker Thread Worker Thread Worker Thread Reqest qee Reqest qee other process s reqest qee check if it has pending reqests
27 Design & Implementation Service Domain wake p Worker Thread Worker Thread Worker Thread Worker Thread Reqest qee Reqest qee
28 Design & Implementation Service Domain Worker Thread Worker Thread Worker Thread Worker Thread Reqest qee Reqest qee check its own reqest qee if pending reqest exists - If no reqest in qee, thread is spinning - If the threshold is exceeded, the worker thread will block.
29 Evalation System Configration
30 Evalation Overhead System Call Dispatch & Spinning For a single fcntl(2) call, at least 45 times iteration is needed for the system call to complete withot blocking. Withot blocking, the achieved throghpt was 0.7x that of the native case. If the process is blocked, the throghpt slowdowns p to 14x. They fond to need a mch larger spinning threshold (1000 iterations) to achi eve the best performance. They se the same vale for all benchmarks : 1000 iterations.
31 Evalation Overhead Copying writes 16MB in chnks of 32, 64, p to 2MB to a file created in a tmpfs filesystem
32 Evalation Overhead Process Coordination A microbenchmark that forks N concrrent processes, then waits f or all of them.
33 Evalation Performance Mltithreaded programs OLTP/SysBench to evalate the performance of VirtOS s network domains. a mysql server receives and responds to reqests, each comprising of 10 selection qeries with otpt ordering. FileIO/SysBench to evalate the performance of VirtOS s storage domain generates 128 files with 1GB of total data and perform random reads with a block size of 16KB.
34 Evalation Performance Mltithreaded programs OLTP/SysBench
35 Evalation Performance Mltithreaded programs FileIO/SysBench with and withot disk access
36 Evalation Failre Recovery VirtOS spports failre recovery for any falts occrring in service domains, inclding memory access violations, interrpt handling rotine failre, deadlocks.
37 Conclsion VirtOS is a falt-resilent operating system design which provides isolation for kernel components by rnning them in virtalized se rvice domains. VirtOS is the first system to se virtal machines for system call dispatch and to apply exceptionless commnication across virtal machines.
38 Corey : An Operat ing System for Ma nycores Silas Boyd-Wickizer, Haibo Chen, Rong Chen, Yandong Mao, Frans Kaashoek, Robert Mrris, Aleksey Pesterev, Lex Stein MingW Yeha Dai Yang Zhang, Zheng Zhang Silas Boyd-Wickizer et al., 2008 Proceedings of the 8th USENIX conference on operating systems design and implementation 이영석, 신현호, 박재완 38
39 Previos OS 39
40 Processor trends 40
41 Performance Scalability of a Mlti-core Web Server Length of code path may increase with nmber of cores Examples Waiting longer for spin locks Traversing larger data strctres Increases instrctions per cycle (IPC) In fact, IPC is decreasing 41
42 Overview Paper presents a techniqe allowing mlticore architectres to overcome memory access bottlenecks Key idea is that applications shold control sharing of memory and kernel resorces Make them private by defalt Let each application specify which resorces it want to share 42
43 Introdction Throghpt of microbenchmark actally decreases with nmber of cores Problem cased by cache coherence protocol Each iteration reslts in a cache miss Resolving the miss reqires access to a shared data strctre protected by spin locks Increasing the nmber of threads attempting to pdate the table introdces qeing delays Throghpt of the file descriptor dp and close microbenchmark on Linx 43
44 Why throghpt drops? Load fd_table data to C0 from L1 in 3 cycles. Load fd table data to C1 from C2 sl1 in 121 cycles AMD 16-core system Sixteen cores on for chips Each core has a 64-KB L1 512-KB L2 cache Each chip has a 2-MB shared L3 cache
45 The bottleneck is shared OS data strctres Contention on shared data strctres is costly: serialization moving data between caches Why does the OS need shared data strctres? OS semantics reqires it Simplifies resorce management An example Shared FD table is a bottleneck A lock serializes pdates to fd_table 45
46 Application spend time in kernel Even applications implemented with mlticore MapRedce spend time in kernel 30% of time spent in OS on 16 cores Fraction of time in OS increases with the nmber of cores OS becomes a bottleneck 46
47 Performance isses Linx spin locks Repeatedly access a shared lock variable MCS locks (Mellor-Crmmey and Scott, 1991) Process reqesting the lock inserts itself in a possibly empty qee Waiting processes do not interfere with each other Spinlocks are better at low contention rates Reqire three instrctions to acqire and release a lock MCS locks reqire fifteen instrctions MCS locks are mch better at higher contention rates Less synchronization overhead 47
48 Performance isses Time reqired to acqire and release a lock on a 16-coreAMD machine when varying nmber of cores contend for the lock. The two lines show Linx kernel spin locks and MCS locks (on Corey). A spin lock with one core takes abot 11 nanoseconds; an MCS lock ab ot 26 nanoseconds. 48
49 08 s practices for scaling OS Avoiding shared data strctres altogether Redesign kernel sbsystem Fine- grain locking Waith-free primitives RCU 49
50 Corey s soltion Applications don't always need to share all the data strctres that existing interfaces share We propose three interface changes shares, address ranges, kernel cores Implemented in Corey OS Partially implemented in Linx 50
51 New OS interfaces Shares control the kernel data sed to resolve application references. Address ranges control page tables and the kernel data sed to manage them. Kernel cores allow applications to dedicate cores to rnning particlar kernel fnctions. Improve scalability of some applications by avoiding kernel bottlenecks 51
52 Address ranges - The problem Two options for mltiprocessor Shared address space Private address space 52
53 Address ranges - The problem Two options for mltiprocessor Core 0 Core 1 Core 0 Core 1 mm_strct mm_strct mm_strct Stack 0 array Stack 1 Stack 0 array Stack 1 Shared address spaces Private address spaces 53
54 Address ranges - The problem Two options for mltiprocessor Core 0 pgtable Core 1 pgtable Core 0 Core 1 pgtable mm_strct mm_strct mm_strct Stack 0 array Stack 1 Stack 0 array Stack 1 Shared address spaces Private address spaces mm_strct : memory management strct pgtable : page table 54
55 Address ranges - The problem Neither option accrately represents how the application is sing kernel data strctres: shared address spaces the mm_strct is global contention nnecessary for private memory private address spaces the mm_strct is private extra soft page falts, becase no PTE sharing 55
56 Corey s soltion : address ranges Address ranges provide benefits of both shared and private address spaces avoid contention for private memory share PTEs for shared memory Core 0 pglevel1 pglevel1 Core 1 pglevel0 ar_strct ar_strct ar_strct Stack 0 array Stack 1 56 ar_strct : address range strct
57 Kernel Cores - The problem Application code invokes a system call, kernel code is exected on the same core Uses kernel data strctres Acqires locks When the kernel data strctres are again accessed from a different core, reslt in cache invalidation 57
58 Corey s soltion : Kernel Cores Application can dedicate cores to kernel fnctions and data 58
59 Corey s soltion : Shares Allow applications to dynamically create lookp tables and decide how these tables are shared Applications specify when they need sharing, for example: shared FDs allocated in shared table private FDs allocated in private table Corey kernel ses shares for all lookp tables 59
60 Shares - Linx FD share example Cores maniplate FDs withot contending for kernel data strctres Core B fdtable 0 Core R FD goo fdtable 1 Core B FD goo Core R 1 fd2 = open( goo ); 3 fdtable1 = share_alloc(); 4 fd0 = open( foo, share1); 5 write(fd0, bf, 128, share1); 2 write(fd2, bf, 128); 60
61 System services cfork cfork(core_id) is an extension of UNIX fork() that creates a new process (pcore) on core core_id Application can specify mltiple levels of sharing between parent and child Defalt is copy-on-write Network Applications can decide to rn Mltiple network stacks A single shared network stack Bffer cache Shared bffer like reglar UNIX bffer cache Three modifications A lock-free tree allows mltiple cores to locate cached blocks w/o contention A write scheme tries to minimize contention 61 A scalable read/write lock
62 Applications MapRedce applications 62
63 Applications Inverted index with MapRedce Apple Banana Map Core 0 Core 1 <key, val> bckets Apple, 0 Banana, 1025 Core 0 Core 1 Apple, 0 Banana, 1025 Redce 63
64 Applications in Address Range Inverted index with MapRedce Core 0 pglevel1 pglevel1 Core 1 pglevel0 ar_strct ar_strct ar_strct Apple, 0 Banana, 1025 Apple, 0 Banana, 1025 Avoids contention when growing Dring Redce PTEs are shared the address space dring 64 Map
65 Implementation Corey rns on AMD Opteron and Intel Xeon processors Implementation simplified by sing 64-bit virtal address space Implementation Low- level- Corey objects lines C and 150 lines assembly Architectre specific fnctions and device drivers High-level- UNIX like environment lines of C/C++ Bffer cache, cfork, and TCP/IP stack interface as well as the Corey-specific gle for the Cibc C standard library, 1wlp, and the Streamflow dynamic memory allocator 65
66 Evalation - Experimental setp AMD 16-core system 64GB memory AMD hardware event conter Nmber of cache misses Average of latency of cache misses OS: Debian Kernel patched with perfctr to allow application access to hardware even conters 66
67 Evalation - Address ranges To be investigated: Contention costs of maniplating mappings for private memory Soft page-falt costs for memory that is sed on mltiple cores Expectation: Corey has low costs for both sitations Other system have low cost for only one type of sharing, bt not both 67
68 Evalation - Address ranges Two micro benchmark: Memclone : has each allocate its own 100MB array and modify each page of the array Mempass : Allocates a single 100MB array on one of the clones, toches each bffer page and passes it to the next core which repeats the process 68 Throghpt L3 cache misses
69 Evalation - Kernel Cores Two server configrations to be compared: Dedicated : It ses a kernel core for all network processing Polling : It ses a kernel core only to poll for packet notifications and transmit completions 69 Throghpt L3 cache misses
70 Evalation - Shares Two microbenchmark: Add a per-core segment to a global share with share_addobj and Remove segment from the share with share_delobj Same bt per core segment is added to a local share Throghpt L3 cache misses
71 Evalation - Applications - MapRedce Linx Corey Cores share a single address space Each core maps the memory segments holding intermediate reslts sing per-core shared address ranges 71 Corey and Linx performance Corey improvement over Linx
72 Discssion and Ftre Work Corey lacks many featres of commodify operation systems, sch as Linx, which inflences experimental reslts both positively and negatively 72
73 Optimizing Commnication Bottlenecks in Mltiprocessor Operating System Kernels If a process creates a thread with the CLONE_FILES flag, the new thread has its own space of file descriptors; this can redce sharing and the associated contention OpLog Design OpLog optimizations : Batching pdates, Absorbing pdates, Allocating logs 73
74 Tiled-MapRedce: Optimizing Resorce Usages of Data-parallel Applications on Mlticore with Tiling Mlticore Research Corey proposes three new abstractions (address ranges, shares and kernel cores), to scale a MapRedce application (i.e., Word Revert Index) rnning 74
75 The Mltikernel: A New OS Architectre for Scalable Mlticore Systems Shared address spaces the former is typically more efficient, however the latter may redce crossprocessor TLB invalidations 75
76 Factored Operating Systems (fos): The Case for a Scalable Operating System for Mlticores Related work work has been done to investigate operating systems for mlticore processors. One example is Corey which focses on allowing applications to direct how shared memory data is shared between cores 76
77 Efficient System-Enforced Deterministic Parallelism Race-free system namespaces This principle ensres that naming a resorce reveals no shared state information other than what the application itself provided. Since implicitly shared namespaces often case mltiprocessor contention, designing system APIs to avoid this implicit sharing may be synergistic with recent mlticore scalability work 77
78 Q & A 78
CS 153 Design of Operating Systems Spring 18
CS 153 Design of Operating Systems Spring 18 Lectre 8: Threads Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Processes P1 P2 Recall that Bt OS A process
More informationCS 153 Design of Operating Systems
CS 153 Design of Operating Systems Spring 18 Lectre 3: OS model and Architectral Spport Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Last time/today
More informationCS 153 Design of Operating Systems Spring 18
CS 153 Design of Operating Systems Spring 18 Lectre 9: Synchronization (1) Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Cooperation between Threads
More informationCS 153 Design of Operating Systems Spring 18
CS 153 Design of Operating Systems Spring 18 Midterm Review Midterm in class on Friday (May 4) Covers material from arch spport to deadlock Based pon lectre material and modles of the book indicated on
More informationTdb: A Source-level Debugger for Dynamically Translated Programs
Tdb: A Sorce-level Debgger for Dynamically Translated Programs Naveen Kmar, Brce R. Childers, and Mary Lo Soffa Department of Compter Science University of Pittsbrgh Pittsbrgh, Pennsylvania 15260 {naveen,
More informationCS 153 Design of Operating Systems Spring 18
CS 53 Design of Operating Systems Spring 8 Lectre 2: Virtal Memory Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Recap: cache Well-written programs exhibit
More informationCS 153 Design of Operating Systems
CS 53 Design of Operating Systems Spring 8 Lectre 6: Paging Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Some slides modified from originals by Dave
More informationCS 153 Design of Operating Systems Spring 18
CS 153 Design of Operating Systems Spring 18 Lectre 11: Semaphores Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Last time Worked throgh software implementation
More informationMaking Full Use of Multi-Core ECUs with AUTOSAR Basic Software Distribution
Making Fll Use of Mlti-Core ECUs with AUTOSAR Basic Software Distribtion Webinar V0.1 2018-09-07 Agenda Motivation for Mlti-Core AUTOSAR Standard: SWC-Split MICROSAR Extension: BSW-Split BSW-Split: Technical
More informationCS 153 Design of Operating Systems
CS 153 Design of Operating Systems Spring 18 Lectre 17: Advanced Paging Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Some slides modified from originals
More informationCS 153 Design of Operating Systems Spring 18
CS 153 Design of Operating Systems Spring 18 Lectre 15: Virtal Address Space Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian OS Abstractions Applications
More informationTDT4255 Friday the 21st of October. Real world examples of pipelining? How does pipelining influence instruction
Review Friday the 2st of October Real world eamples of pipelining? How does pipelining pp inflence instrction latency? How does pipelining inflence instrction throghpt? What are the three types of hazard
More informationIsilon InsightIQ. Version 2.5. User Guide
Isilon InsightIQ Version 2.5 User Gide Pblished March, 2014 Copyright 2010-2014 EMC Corporation. All rights reserved. EMC believes the information in this pblication is accrate as of its pblication date.
More informationCS 153 Design of Operating Systems Spring 18
CS 153 Design of Operating Systems Spring 18 Lectre 12: Deadlock Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Deadlock the deadly embrace! Synchronization
More informationEMC ViPR. User Guide. Version
EMC ViPR Version 1.1.0 User Gide 302-000-481 01 Copyright 2013-2014 EMC Corporation. All rights reserved. Pblished in USA. Pblished Febrary, 2014 EMC believes the information in this pblication is accrate
More information(2, 4) Tree Example (2, 4) Tree: Insertion
Presentation for se with the textbook, Algorithm Design and Applications, by M. T. Goodrich and R. Tamassia, Wiley, 2015 B-Trees and External Memory (2, 4) Trees Each internal node has 2 to 4 children:
More informationCS 153 Design of Operating Systems Spring 18
CS 153 Design of Operating Systems Spring 18 Lectre 10: Lock Implementation Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Recap: Synchronization Race
More informationEnhanced Memory Management
Enhanced Memory Management DPDK Smmit - San Jose 2017 #DPDKSmmit Challenges The world is changing Adapt to varying application reqirements Performance, Secrity, Footprint, Robstness? Native, Containers,
More informationExceptions and interrupts
Eceptions and interrpts An eception or interrpt is an nepected event that reqires the CPU to pase or stop the crrent program. Eception handling is the hardware analog of error handling in software. Classes
More informationLecture 13: Exceptions and Interrupts
18 447 Lectre 13: Eceptions and Interrpts S 10 L13 1 James C. Hoe Dept of ECE, CU arch 1, 2010 Annoncements: Handots: Spring break is almost here Check grades on Blackboard idterm 1 graded Handot #9: Lab
More informationCorey: An Operating System for Many Cores
Corey: An Operating System for Many Silas Boyd-Wickizer Haibo Chen Rong Chen Yandong Mao Frans Kaashoek Robert Morris Aleksey Pesterev Lex Stein Ming Wu Yuehua Dai Yang Zhang Zheng Zhang MIT Fudan University
More informationEvaluating Influence Diagrams
Evalating Inflence Diagrams Where we ve been and where we re going Mark Crowley Department of Compter Science University of British Colmbia crowley@cs.bc.ca Agst 31, 2004 Abstract In this paper we will
More information5 Performance Evaluation
5 Performance Evalation his chapter evalates the performance of the compared to the MIP, and FMIP individal performances. We stdy the packet loss and the latency to restore the downstream and pstream of
More informationComparison of memory write policies for NoC based Multicore Cache Coherent Systems
Comparison of memory write policies for NoC based Mlticore Cache Coherent Systems Pierre Gironnet de Massas, Frederic Petrot System-Level Synthesis Grop TIMA Laboratory 46, Av Felix Viallet, 38031 Grenoble,
More informationMaster for Co-Simulation Using FMI
Master for Co-Simlation Using FMI Jens Bastian Christoph Claß Ssann Wolf Peter Schneider Franhofer Institte for Integrated Circits IIS / Design Atomation Division EAS Zenerstraße 38, 69 Dresden, Germany
More informationIntroduction to Windows Server Copyright 2018 NY SYSTEMS INC.
Introdction to Windows Server 2008 1 Learning Objectives Identify the key featres of each Windows Server 2008 edition Understand client systems that can be sed with Windows Server 2008 Identify important
More informationEMC M&R (Watch4net ) Installation and Configuration Guide. Version 6.4 P/N REV 02
EMC M&R (Watch4net ) Version 6.4 Installation and Configration Gide P/N 302-001-045 REV 02 Copyright 2012-2014 EMC Corporation. All rights reserved. Pblished in USA. Pblished September, 2014 EMC believes
More informationCS 153 Design of Operating Systems
CS 153 Design of Operating Systems Spring 18 Lectre 25: Dynamic Memory (1) Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Some slides modified from originals
More informationMinimum Spanning Trees Outline: MST
Minimm Spanning Trees Otline: MST Minimm Spanning Tree Generic MST Algorithm Krskal s Algorithm (Edge Based) Prim s Algorithm (Vertex Based) Spanning Tree A spanning tree of G is a sbgraph which is tree
More informationThe Disciplined Flood Protocol in Sensor Networks
The Disciplined Flood Protocol in Sensor Networks Yong-ri Choi and Mohamed G. Goda Department of Compter Sciences The University of Texas at Astin, U.S.A. fyrchoi, godag@cs.texas.ed Hssein M. Abdel-Wahab
More informationClustering and Clustering
Clstering and Clstering Tools Testing Migrate configration settings Qick configration and trobleshooting Storage configration Performance and reliability Secrity 20 Enhanced Web Services Microsoft Internet
More informationProf. Kozyrakis. 1. (10 points) Consider the following fragment of Java code:
EE8 Winter 25 Homework #2 Soltions De Thrsday, Feb 2, 5 P. ( points) Consider the following fragment of Java code: for (i=; i
More informationVirtuOS: an operating system with kernel virtualization. Ruslan Nikolaev, Godmar Back Virginia Tech
VirtuOS: an operating system with kernel virtualization Ruslan Nikolaev, Godmar Back Virginia Tech Motivation Component failure may lead to system failure in monolithic OS designs Lack of protection for
More informationNetworks An introduction to microcomputer networking concepts
Behavior Research Methods& Instrmentation 1978, Vol 10 (4),522-526 Networks An introdction to microcompter networking concepts RALPH WALLACE and RICHARD N. JOHNSON GA TX, Chicago, Illinois60648 and JAMES
More informationEXAMINATIONS 2010 END OF YEAR NWEN 242 COMPUTER ORGANIZATION
EXAINATIONS 2010 END OF YEAR COPUTER ORGANIZATION Time Allowed: 3 Hors (180 mintes) Instrctions: Answer all qestions. ake sre yor answers are clear and to the point. Calclators and paper foreign langage
More informationWhat s New in AppSense Management Suite Version 7.0?
What s New in AMS V7.0 What s New in AppSense Management Site Version 7.0? AppSense Management Site Version 7.0 is the latest version of the AppSense prodct range and comprises three prodct components,
More informationGarnet2.0: A Detailed On-Chip Network Model Inside a Full-System Simulator
Garnet2.0: A Detailed On-Chip Network Model Inside a Fll-System Simlator Tshar Krishna gem5 workshop ARM Research Smmit September 11, 2017 Assistant Professor School of ECE and CS Georgia Institte of Technology
More informationIMPLEMENTATION OF OBJECT ORIENTED APPROACH TO MODIFIED ANT ALGORITHM FOR TASK SCHEDULING IN GRID COMPUTING
International Jornal of Modern Engineering Research (IJMER) www.imer.com Vol.1, Isse1, pp-134-139 ISSN: 2249-6645 IMPLEMENTATION OF OBJECT ORIENTED APPROACH TO MODIFIED ANT ALGORITHM FOR TASK SCHEDULING
More informationAddressing in Future Internet: Problems, Issues, and Approaches
Addressing in Ftre Internet: Problems, Isses, and Approaches Mltimedia and Mobile commnications Laboratory Seol National University Jaeyong Choi, Chlhyn Park, Hakyng Jng, Taekyong Kwon, Yanghee Choi 19
More informationCS 153 Design of Operating Systems Spring 18
CS 153 Design of Operating Systems Spring 18 Lectre 2: Historical Perspective Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Last time What is an OS?
More informationPipelined van Emde Boas Tree: Algorithms, Analysis, and Applications
This fll text paper was peer reviewed at the direction of IEEE Commnications Society sbject matter experts for pblication in the IEEE INFOCOM 007 proceedings Pipelined van Emde Boas Tree: Algorithms, Analysis,
More informationConfiguring the Oracle Database with VERITAS Software and EMC Storage for Optimal Scalability, Mangeability, and Performance
Configring the Oracle Database with VERITAS Software and EMC Storage for Optimal Scalability, Mangeability, and Performance Table of Contents I. Introdction II. Storage Topics III. Configring Oracle Database
More informationCS 153 Design of Operating Systems
CS 153 Design of Operating Systems Spring 18 Lectre 23: File Systems (2) Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Last time Abstractions for the
More informationOn the Computational Complexity and Effectiveness of N-hub Shortest-Path Routing
1 On the Comptational Complexity and Effectiveness of N-hb Shortest-Path Roting Reven Cohen Gabi Nakibli Dept. of Compter Sciences Technion Israel Abstract In this paper we stdy the comptational complexity
More informationEXAMINATIONS 2003 END-YEAR COMP 203. Computer Organisation
EXAINATIONS 2003 COP203 END-YEAR Compter Organisation Time Allowed: 3 Hors (180 mintes) Instrctions: Answer all qestions. There are 180 possible marks on the eam. Calclators and foreign langage dictionaries
More informationAuthors : Ruslan Nikolaev Godmar Back Presented in SOSP 13 on Nov 3-6, 2013
VirtuOS: An operating sytem with kernel virtualization Authors : Ruslan Nikolaev Godmar Back Presented in SOSP 13 on Nov 3-6, 2013 Presentation by Bien Aime MUGABARIGIRA Process Isolation and protection
More informationIllumina LIMS. Software Guide. For Research Use Only. Not for use in diagnostic procedures. Document # June 2017 ILLUMINA PROPRIETARY
Illmina LIMS Software Gide Jne 2017 ILLUMINA PROPRIETARY This docment and its contents are proprietary to Illmina, Inc. and its affiliates ("Illmina"), and are intended solely for the contractal se of
More informationEnhanced Performance with Pipelining
Chapter 6 Enhanced Performance with Pipelining Note: The slides being presented represent a mi. Some are created by ark Franklin, Washington University in St. Lois, Dept. of CSE. any are taken from the
More informationTAKING THE PULSE OF ICT IN HEALTHCARE
ICT TODAY THE OFFICIAL TRADE JOURNAL OF BICSI Janary/Febrary 2016 Volme 37, Nmber 1 TAKING THE PULSE OF ICT IN HEALTHCARE + PLUS + High-Power PoE + Using HDBaseT in AV Design for Schools + Focs on Wireless
More informationCorey: An Operating System For Many Cores
Corey: An Operating System For Many Cores Silas Boyd-Wickizer Haibo Chen Rong Chen Yandong Mao Frans Kaashoek Robert Morris Aleksey Pesterev Lex Stein Ming Wu Yuehua Dai Yang Zhang Zheng Zhang MIT Fudan
More informationChapter 3 & Appendix C Pipelining Part A: Basic and Intermediate Concepts
CS359: Compter Architectre Chapter 3 & Appendi C Pipelining Part A: Basic and Intermediate Concepts Yanyan Shen Department of Compter Science and Engineering Shanghai Jiao Tong University 1 Otline Introdction
More informationVRM Video Recording Manager
Video VRM Video Recording Manager VRM Video Recording Manager www.boschsecrity.com 24/7 Distribted storage and configrable load balancing iscsi disk array failover for extra reliability Used with all Bosch
More informationAn Analysis of Linux Scalability to Many Cores
An Analysis of Linux Scalability to Many Cores 1 What are we going to talk about? Scalability analysis of 7 system applications running on Linux on a 48 core computer Exim, memcached, Apache, PostgreSQL,
More informationEMC VNX Series. Problem Resolution Roadmap for VNX with ESRS for VNX and Connect Home. Version VNX1, VNX2 P/N REV. 03
EMC VNX Series Version VNX1, VNX2 Problem Resoltion Roadmap for VNX with ESRS for VNX and Connect Home P/N 300-014-335 REV. 03 Copyright 2012-2014 EMC Corporation. All rights reserved. Pblished in USA.
More informationThe Impact of Avatar Mobility on Distributed Server Assignment for Delivering Mobile Immersive Communication Environment
This fll text paper was peer reviewed at the direction of IEEE Commnications Society sbject matter experts for pblication in the ICC 27 proceedings. The Impact of Avatar Mobility on Distribted Server Assignment
More informationREPLICATION IN BANDWIDTH-SYMMETRIC BITTORRENT NETWORKS. M. Meulpolder, D.H.J. Epema, H.J. Sips
REPLICATION IN BANDWIDTH-SYMMETRIC BITTORRENT NETWORKS M. Melpolder, D.H.J. Epema, H.J. Sips Parallel and Distribted Systems Grop Department of Compter Science, Delft University of Technology, the Netherlands
More informationMembership Library in DPDK Sameh Gobriel & Charlie Tai - Intel DPDK US Summit - San Jose
Membership Library in DPDK 17.11 Sameh Gobriel & Charlie Tai - Intel DPDK US Smmit - San Jose - 2017 Contribtors Yipeng Wang yipeng1.wang@intel.com Ren Wang ren.wang@intel.com John Mcnamara john.mcnamara@intel.com
More informationMVM-BVRM Video Recording Manager v2.21
Video MVM-BVRM Video Recording Manager v2.21 MVM-BVRM Video Recording Manager v2.21 www.boschsecrity.com Distribted storage and configrable load balancing iscsi disk array failover for extra reliability
More informationThe extra single-cycle adders
lticycle Datapath As an added bons, we can eliminate some of the etra hardware from the single-cycle path. We will restrict orselves to sing each fnctional nit once per cycle, jst like before. Bt since
More informationLocal Run Manager. Software Reference Guide for MiSeqDx
Local Rn Manager Software Reference Gide for MiSeqDx Local Rn Manager Overview 3 Dashboard Overview 4 Administrative Settings and Tasks 7 Workflow Overview 12 Technical Assistance 17 Docment # 1000000011880
More informationLecture 13: Traffic Engineering
Lectre 13: Traffic Engineering CSE 222A: Compter Commnication Networks Alex C. Snoeren Thanks: Mike Freedman, Nick Feamster, and Ming Zhang Lectre 13 Overview Dealing with mltiple paths Mltihoming Entact
More informationEMC AppSync. User Guide. Version REV 01
EMC AppSync Version 1.5.0 User Gide 300-999-948 REV 01 Copyright 2012-2013 EMC Corporation. All rights reserved. Pblished in USA. EMC believes the information in this pblication is accrate as of its pblication
More informationAn Adaptive Strategy for Maximizing Throughput in MAC layer Wireless Multicast
University of Pennsylvania ScholarlyCommons Departmental Papers (ESE) Department of Electrical & Systems Engineering May 24 An Adaptive Strategy for Maximizing Throghpt in MAC layer Wireless Mlticast Prasanna
More informationBIS - Basic Package V4.4
Engineered Soltions BIS - Basic Package V4.4 BIS - Basic Package V4.4 www.boschsecrity.com Integration of Bosch and third party systems via open interfaces and SDK All relevant information in one ser interface
More informationBIS - Basic package V4.3
Engineered Soltions BIS - Basic package V4.3 BIS - Basic package V4.3 www.boschsecrity.com Integration of Bosch and third party systems throgh deployment of OPC All relevant information in one ser interface
More informationEfficient and Accurate Delaunay Triangulation Protocols under Churn
Efficient and Accrate Delanay Trianglation Protocols nder Chrn Dong-Yong Lee and Simon S. Lam Department of Compter Sciences The University of Texas at Astin {dylee, lam}@cs.texas.ed November 9, 2007 Technical
More informationIoT-Cloud Service Optimization in Next Generation Smart Environments
1 IoT-Clod Service Optimization in Next Generation Smart Environments Marc Barcelo, Alejandro Correa, Jaime Llorca, Antonia M. Tlino, Jose Lopez Vicario, Antoni Morell Universidad Atonoma de Barcelona,
More informationCSE 141 Computer Architecture Summer Session I, Lectures 10 Advanced Topics, Memory Hierarchy and Cache. Pramod V. Argade
CSE 141 Compter Architectre Smmer Session I, 2004 Lectres 10 Advanced Topics, emory Hierarchy and Cache Pramod V. Argade CSE141: Introdction to Compter Architectre Instrctor: TA: Pramod V. Argade (p2argade@cs.csd.ed)
More informationBIS - Basic Package V4.6
Engineered Soltions BIS - Basic Package V4.6 BIS - Basic Package V4.6 www.boschsecrity.com The Bilding Integration System (BIS) BIS is a flexible, scalable secrity and safety management system that can
More informationPavlin and Daniel D. Corkill. Department of Computer and Information Science University of Massachusetts Amherst, Massachusetts 01003
From: AAAI-84 Proceedings. Copyright 1984, AAAI (www.aaai.org). All rights reserved. SELECTIVE ABSTRACTION OF AI SYSTEM ACTIVITY Jasmina Pavlin and Daniel D. Corkill Department of Compter and Information
More informationThe final datapath. M u x. Add. 4 Add. Shift left 2. PCSrc. RegWrite. MemToR. MemWrite. Read data 1 I [25-21] Instruction. Read. register 1 Read.
The final path PC 4 Add Reg Shift left 2 Add PCSrc Instrction [3-] Instrction I [25-2] I [2-6] I [5 - ] register register 2 register 2 Registers ALU Zero Reslt ALUOp em Data emtor RegDst ALUSrc em I [5
More informationBIS - Basic package V4.2
Engineered Soltions BIS - Basic package V4.2 BIS - Basic package V4.2 www.boschsecrity.com Integration of Bosch and third party systems throgh deployment of OPC All relevant information in one ser interface
More informationReview. A single-cycle MIPS processor
Review If three instrctions have opcodes, 7 and 5 are they all of the same type? If we were to add an instrction to IPS of the form OD $t, $t2, $t3, which performs $t = $t2 OD $t3, what wold be its opcode?
More informationNew-Sum: A Novel Online ABFT Scheme For General Iterative Methods
New-Sm: A Novel Online ABFT Scheme For General Iterative Methods Dingwen Tao (University of California, Riverside) Shaiwen Leon Song (Pacific Northwest National Laboratory) Sriram Krishnamoorthy (Pacific
More informationVRM Video Recording Manager v3.0
Video VRM Video Recording Manager v3.0 VRM Video Recording Manager v3.0 www.boschsecrity.com Distribted storage and configrable load balancing iscsi disk array failover for extra reliability Used with
More informationEEC 483 Computer Organization. Branch (Control) Hazards
EEC 483 Compter Organization Section 4.8 Branch Hazards Section 4.9 Exceptions Chans Y Branch (Control) Hazards While execting a previos branch, next instrction address might not yet be known. s n i o
More informationThe single-cycle design from last time
lticycle path Last time we saw a single-cycle path and control nit for or simple IPS-based instrction set. A mlticycle processor fies some shortcomings in the single-cycle CPU. Faster instrctions are not
More informationReview: Computer Organization
Review: Compter Organization Pipelining Chans Y Landry Eample Landry Eample Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold Washer takes 3 mintes A B C D Dryer takes 3 mintes
More informationdss-ip Manual digitalstrom Server-IP Operation & Settings
dss-ip digitalstrom Server-IP Manal Operation & Settings Table of Contents digitalstrom Table of Contents 1 Fnction and Intended Use... 3 1.1 Setting p, Calling p and Operating... 3 1.2 Reqirements...
More informationConstructing Multiple Light Multicast Trees in WDM Optical Networks
Constrcting Mltiple Light Mlticast Trees in WDM Optical Networks Weifa Liang Department of Compter Science Astralian National University Canberra ACT 0200 Astralia wliang@csaneda Abstract Mlticast roting
More informationIntegration of Real-Time Software Modules for Reconfigurable Sensor-Based Control Systems
In Proceedings of International Symposim on Intelligent Robotics (ISIR 93) Bangalore, India, anary 1993.. Integration of Real-Time Software Modles for Reconfigrable Sensor-Based Control Systems David B.
More informationImplementation and Testing of Soft Patch Panel. Yasufumi Ogawa (NTT) Tetsuro Nakamura (NTT) DPDK Summit - San Jose 2017
Implementation and Testing of Soft Patch Panel Yasfmi Ogawa (NTT) Tetsro Nakamra (NTT) DPDK Smmit - San Jose 2017 Agenda Motivation SPP (Soft Patch Panel) Design and Network Configration Implementation
More informationInstruction fetch. MemRead. IRWrite ALUSrcB = 01. ALUOp = 00. PCWrite. PCSource = 00. ALUSrcB = 00. R-type completion
. (Chapter 5) Fill in the vales for SrcA, SrcB, IorD, Dst and emto to complete the Finite State achine for the mlti-cycle datapath shown below. emory address comptation 2 SrcA = SrcB = Op = fetch em SrcA
More informationEEC 483 Computer Organization
EEC 483 Compter Organization Chapter 4.4 A Simple Implementation Scheme Chans Y The Big Pictre The Five Classic Components of a Compter Processor Control emory Inpt path Otpt path & Control 2 path and
More informationChapter 6 Enhancing Performance with. Pipelining. Pipelining. Pipelined vs. Single-Cycle Instruction Execution: the Plan. Pipelining: Keep in Mind
Pipelining hink of sing machines in landry services Chapter 6 nhancing Performance with Pipelining 6 P 7 8 9 A ime ask A B C ot pipelined Assme 3 min. each task wash, dry, fold, store and that separate
More informationIntegration of Real-Time Software Modules for Reconfigurable Sensor-Based Control Systems
in Proc. of 1992 IEEE/RS International Conference on Intelligent Robots and Systems (IROS 92), Raleigh, NC, pp. 325-332, ly 7-10, 1992 Integration of Real-Time Software Modles for Reconfigrable Sensor-Based
More informationComputer User s Guide 4.0
Compter User s Gide 4.0 2001 Glenn A. Miller, All rights reserved 2 The SASSI Compter User s Gide 4.0 Table of Contents Chapter 1 Introdction...3 Chapter 2 Installation and Start Up...5 System Reqirements
More informationIP Multicast Fault Recovery in PIM over OSPF
1 IP Mlticast Falt Recovery in PIM over OSPF Abstract Relatively little attention has been given to nderstanding the falt recovery characteristics and performance tning of native IP mlticast networks.
More informationPicking and Curves Week 6
CS 48/68 INTERACTIVE COMPUTER GRAPHICS Picking and Crves Week 6 David Breen Department of Compter Science Drexel University Based on material from Ed Angel, University of New Mexico Objectives Picking
More informationMulti-lingual Multi-media Information Retrieval System
Mlti-lingal Mlti-media Information Retrieval System Shoji Mizobchi, Sankon Lee, Fmihiko Kawano, Tsyoshi Kobayashi, Takahiro Komats Gradate School of Engineering, University of Tokshima 2-1 Minamijosanjima,
More informationMVM BVRM Video Recording Manager v2.20
Video MVM BVRM Video Recording Manager v2.20 MVM BVRM Video Recording Manager v2.20 www.boschsecrity.com Distribted storage and configrable load balancing iscsi disk array failover for extra reliability
More informationStandard. 8029HEPTA DataCenter. Because every fraction of a second counts. network synchronization requiring minimum space. hopf Elektronik GmbH
8029HEPTA DataCenter Standard Becase every fraction of a second conts network synchronization reqiring minimm space hopf Elektronik GmbH Nottebohmstraße 41 58511 Lüdenscheid Germany Phone: +49 (0)2351
More informationIEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. 6, NO. 5, MAY On the Analysis of the Bluetooth Time Division Duplex Mechanism
IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. 6, NO. 5, MAY 2007 1 On the Analysis of the Bletooth Time Division Dplex Mechanism Gil Zssman Member, IEEE, Adrian Segall Fellow, IEEE, and Uri Yechiali
More informationUnit Testing with VectorCAST and AUTOSAR
Unit Testing with VectorCAST and AUTOSAR Vector TechDay Software Testing with VectorCAST V1.0 2018-11-15 Agenda Introdction Unit Testing Demo Working with AUTOSAR Generated Code Unit Testing AUTOSAR SWCs
More information1048: Computer Organization
48: Compter Organization Lectre 5 Datapath and Control Lectre5B - mlticycle implementation (cwli@twins.ee.nct.ed.tw) 5B- Recap: A Single-Cycle Processor PCSrc 4 Add Shift left 2 Add ALU reslt PC address
More informationEMC NetWorker Module for SAP
EMC NetWorker Modle for SAP Version 8.2 Installation Gide P/N 302-000-390 REV 02 Copyright 2009-2014 EMC Corporation. All rights reserved. Pblished in USA. Pblished Agst, 2014 EMC believes the information
More informationDSCS6020: SQLite and RSQLite
DSCS6020: SQLite and RSQLite SQLite History SQlite is an open sorce embedded database, meaning that it doesn t have a separate server process. Reads and writes to ordinary disk files. The original implementation
More informationDoctor Web. All rights reserved
Enterprise Site 2004-2009 Doctor Web. All rights reserved This docment is the property of Doctor Web. No part of this docment may be reprodced, pblished or transmitted in any form or by any means for any
More informationReview Multicycle: What is Happening. Controlling The Multicycle Design
Review lticycle: What is Happening Reslt Zero Op SrcA SrcB Registers Reg Address emory em Data Sign etend Shift left Sorce A B Ot [-6] [5-] [-6] [5-] [5-] Instrction emory IR RegDst emtoreg IorD em em
More informationWhat do we have so far? Multi-Cycle Datapath
What do we have so far? lti-cycle Datapath CPI: R-Type = 4, Load = 5, Store 4, Branch = 3 Only one instrction being processed in datapath How to lower CPI frther? #1 Lec # 8 Spring2 4-11-2 Pipelining pipelining
More information