Spiral Inductors PDK Flow Using QUEST, UTMOST IV, SmartSpice and SPAYN

Size: px
Start display at page:

Download "Spiral Inductors PDK Flow Using QUEST, UTMOST IV, SmartSpice and SPAYN"

Transcription

1 Application Note Spiral Inductors PDK Flow Using QUEST, UTMOST IV, SmartSpice and SPAYN Abstract: An original parameters extraction strategy has been developed using a physical and scalable 2π equivalent on-chip spiral inductors RLC circuit model. This strategy based on optimization only, was used to model spice model parameters as a function of geometrical inductor parameters. The data used in this paper were obtained by using a 3D electromagnetic Field Solver combined with a Design of Experiment (DoE) approach to make variation of layout parameters. Finally the Validation of the model was done. 1. Introduction For passive Devices (i.e Inductors, Capacitors ) like for active Devices (i.e Mosfet..) accurate spice parameters extraction is the key for subsequent reliable design. Spice model parameters of passive devices are extracted either from measurements or simulated S- parameters. The spice parameters extraction strategy for active and passive devices is however a bit different. Indeed whereas for active devices a unique set of parameters is usually extracted taking into account geometrical variations of the active devices (i.e W, L for a Mosfet) for passive devices a set of parameters is extracted per device and each spice model parameters is expressed as a function of geometrical parameters (i.e Radius, number of turns for an Inductors). We will present in this note the complete SIMUCAD flow from 3D Inductors simulation to spice models parameters modelisation and validation using QUEST, UTMOST IV and SmartSpice. 2. 3D Inductors Simulation Inductors simulation was made by QUEST, SIMUCAD 3D electromagnetic field solver. QUEST computes a 3D structure resulting of the layout information, process and techno file inputs, and output RLGC parameters, S-Y-Zparameters, Q factor QUEST is based on a 3D field solver elaborated in collaboration with CEA-LETI, where an original formulation of the Quasi-Static Maxwell equa- Figure 1: Automatic Multi-geometry layouts generation within QUEST. tions is used. See [1] for more details. As mentioned in the introduction the aim of the PDK generation is to give to designers the possibility to change easily turns or radius of an inductor for example, so that they can tune the inductance value accordingly. To do so, the first step is thus to create and simulate inductors with different geometries. For that purpose, the LISA script language of SIMUCAD layout editor Expert was used directly within QUEST [2], to create a generic parameterized inductance GDS layout as a function of layout parameters (radius, wire space, wire width, number of coils) as shown in figure 1. Using the Design of Experiment (DoE) feature of QUEST, variations of layout geometrical parameters can be done. These layouts will be distributed on a multi-cpus machine to optimize simulation time. We have decided for this study to make variation of turns and radius of the Inductor. The turns were varied from 2 to 4 and radius from 40um to 60um. A third-level full factorial DoE was used generating 9 different inductors. Simulation results (S-parameters, Y-parameters, quality factor, Inductance, resistance ) are then directly imported in UTMOST IV for subsequent spice parameters extraction as shown in Figure 2. Page 1

2 Figure 2: QUEST simulation results including all layouts directly imported to UTMOST IV. Figure. 3: Equivalent electrical model of Inductor. 3. Spice Parameters Extraction 3.1 Fixed Model The objective is now to extract RLC parameters of a user defined electrical spice model for each layout. To do so a spice simulation has to be done and result of this simulation has to be compared to QUEST simulation results (i.e Y-parameter from spice simulation is compared to Y- parameters from QUEST). An optimizer is used in between to make variation of spice parameters until spice simulation match QUEST results. We use the optimization module of UTMOST IV to accomplish this task. The performance of this module is the result of embedded spice simulator (i.e SmartSpice for speed issue) and a collection of optimization method either local or global (for accuracy issue) [3]. For this Inductor example a frequency independent equivalent RLC spice model was chosen and shown in Figure 3. This model contains 18 parameters [4] that have to be extracted with UTMOST IV optimization module. A spice netlist describing the model is defined in UTMOST IV and initial, minimum and maximum values were set for each parameters as shown in Figure 4. Initial values of each parameter can be obtained either from empirical formula [4] [5] or by QUEST simulations. In the case of a fixed model we simply pass to the optimizer 18 parameters and ask him to find the best set of 18 parameters matching the simulated data (Y-parameters). We choose the simulated annealing optimizer algorithm since it is a global optimizer, thus assuming that there may be multiple minima and attempt to locate the global minima. See reference [3] for more details. The frequency range for the optimization was kept below the Self-Resonant-Frequency (SRF). Figure 5 shows good extraction accuracy since the RMS error is less than 3.5%. Figure 4: Spice netlist and spice parameters range definition. Page 2

3 Figure 5: Measured (QUEST simulations) and simulated results after an 18 global optimization strategy. 3.2 Scalable Model The aim here is not only to extract spice parameters for each inductor but to express these extracted parameters as a function of geometrical parameters of the inductor. Thus an optimization strategy has been developed according to the geometrical layouts under consideration. We remember that 2 geometrical parameters of the inductor have been varied (i.e turns and radius). The turns were varied from 2 to 4 and radius from 40um to 60um. The aim was to reduce as much as we can the spice parameters to optimize. Some of them can have the same value, some of them can have constant value since they do not have a lot of influence and finally some of them can be derived from the others. Since the inductor is symmetric RSK1, LSK1, RAC1, COX1, CSUB1, L1 and RSUB1 are respectively equal RSK2, LSK2, RAC2, COX2, CSUB3, L2 and RSUB3. We decide to set COXM=2COX1, RSUB2=RSUB1*RSUB1/2RSUB1 and CSUB2=2CSUB1. From 18 original parameters only 8 remained. We now want to identify among the 8 remaining parameters if some of them do not have a lot of influence and thus can be fixed to a constant value. We thus perform the overall extraction on 9 geometries considering 8 parameters to extract. Statistical analysis in SPAYN was done on each parameter and it reveal that some of them did not exhibit statistical distribution. This was verified using the rubber band capability of UTMOST IV. Indeed this feature allows the 8 parameters to be varied and see interactively their impact on the spice simulation as shown in Figure 6. Figure 6: Rubber band in UTMOST IV allow interactive spice simulations which is very useful to identify non-influenced parameters 3 parameters were fixed at a constant value. These are COX1 fixed to 2.66pF, CSUB1 fixed to 12.46fF and CP fixed to 28fF. Finally only 5 parameters have to be extracted. We finally automatically did parameter extraction on 9 different inductors geometries. The results (i.e spice parameters and geometrical inductor parameters) are directly loaded in SPAYN (figure 7) the statistical analysis tool of SIMUCAD in order to perform subsequent statistical model and validation. Figure 7: Parameter extraction results on 9 inductors geometries. Page 3

4 Figure 8: PCA analysis results within SPAYN. Figure 9: Spice simulation using spice parameters from the analytical model coming from the PCA analysis. 4. Model and Validation SPAYN has general purpose histogram, scatter plot (2D and 3D), correlation matrix, regression modeling, process monitor charts and statistical process control chart options which can be used to analyze the inductor spice model parameters. Among SPAYN features, we have used the principal Component Analysis (PCA) [6]. A direct result of the PCA is a system of quadratic equations relating the correlated parameters to the derived independent components or factors. In this experiment it was found that 2 independent dominant parameters explained more than 99% of the variance of all of the inductors spice parameters analyzed as shown in Figure 7. These dominant parameters were Turns and radius also shown in figure 8. As a consequence the 5 remaining spice parameters (L1, RSK1, RAC1, LSK1 and RSUB1) are expressed analytically as a function of geometrical parameters (Turns and radius). To validate this model we need to compare spice simulation using spice parameters calculated by the analytical model and spice simulation using spice parameters extracted by UTMOST IV. Figure 10: Spice simulation using extracted spice parameters. Page 4 Both can be done directly in SPAYN (figure 9 and 10). We need of course to provide to SPAYN a spice netlist and a control card (inputs, stimuli etc). The direct comparison of both simulations in SmartView allows the validation of the model on DoE points (9 different inductor geometries) and outside the DoE points. As shown in Figure 11 and 12 the results are very good. A final validation was done on an inductor with Turns=3 and Radius=50um. The idea being to compare the fixed model (optimization of 18 parameters) the scalable model (optimization of 5 parameters) and the analytical model coming from the PCA analysis in SPAYN. The results are shown in Figure 13 and are good even if we see a difference (+/- 5%) for the inductance since this is not a parameter on which the optimization was done. Figure 11: Comparison of spice simulation (Y-parameters, Q, L and Res) using spice parameters from the analytical model coming from the PCA analysis and spice simulation using extracted spice parameters with UTMOST IV for turns=2 and Radius=40,50 and 60um.

5 Figure 12: Comparison of spice simulation (Y-parameters, Q, L and Res) using spice parameters from the analytical model coming from the PCA analysis and spice simulation using extracted spice parameters with UTMOST IV for turns=2 and Radius=45 um. Figure 13: Comparison of measurements (QUEST simulation: meas1), Fixed model (18 parameters:ac3) and scalable model (5 parameters:ac2) for turns=3 and Radius=50um.5. Based on the scalable model parameters obtained from the statistical PCA analysis of SPAYN, we want to find out the inductor geometry that match a desired inductor target (i.e Q and/or L). For that purpose the quadratic equation obtained by the PCA analysis is pass to SmartSpice where the optimizer feature of SmartSpice is used. As an output inductor layout is synthesized according to the desired inductor performance. References: 6. Conclusion We have shown a complete flow dedicated to parameters extraction on passive devices. As shown in Figure 14, inputs can be either simulated data or measurement data. Advanced statistical analysis and flow integration allow designers to easily express spice model parameters as a function of geometrical parameters, helping them to close aggressive design. [1] J.Piquet, O.Cueto, F.Charlet, M.Thomas, C.Bermond A.Farcy, J. Torres, B.Fléchet Simulation and characterization of High-Frequency Performances of Advanced MIM Capacitors ESSDERC proceeding pp [2] QUEST: Inductance Optimization Using, 3D Field Solver based on DoE Approach, Simulation Standard Volume 16, Number 2, February [3] Application notes: Guide to UTMOST IV optimizers September 12th [4] W.Gao and Z. Yu, Scalable Compact Circuit Model and Synthesis for RF CMOS Spiral Inductors IEEE Trans. On Microwave theory and techniques Vol. 54, NO. 3, March [5] Y.Cao and all Frequency-Independent Equivalent-Circuit Model for On-Chip Spiral Inductors IEEE Journal of SolidState Circuit, Vol. 38, NO.3, March 2003 [6] J.Edward Jackson, A user guide to Principal Components, John Wiley &Sons, Inc., QUEST UTMOST SPAYN Inductor PDK (scaling rules) Measurements User Inductor SPICE Model Figure 14: Inductor user equivalent spice model extraction flow (PDK) Page 5

QUEST 3D RLCG Extraction Depending on Frequency. RF Structures Parasitic Extractor

QUEST 3D RLCG Extraction Depending on Frequency. RF Structures Parasitic Extractor QUEST 3D RLCG Extraction Depending on Frequency RF Structures Parasitic Extractor Introduction Type of Simulation Inputs / Outputs Graphical Interface Technology Process Layout Field Solver Output DOE

More information

Spayn Worst-Case Modeling

Spayn Worst-Case Modeling Presentation Outline Motivation Requirements for Accurate Worst-Case Modeling Traditional Approach to Worst-Case Modeling PCA or PFA Approach Worst-Case Design Techniques Employing PCA or PFA Worst-Case

More information

HIPEX Full-Chip Parasitic Extraction. Summer 2004 Status

HIPEX Full-Chip Parasitic Extraction. Summer 2004 Status HIPEX Full-Chip Parasitic Extraction Summer 2004 Status What is HIPEX? HIPEX Full-Chip Parasitic Extraction products perform 3D-accurate and 2D-fast extraction of parasitic capacitors and resistors from

More information

Hipex Full-Chip Parasitic Extraction

Hipex Full-Chip Parasitic Extraction What is Hipex? products perform 3D-accurate and 2D-fast extraction of parasitic capacitors and resistors from hierarchical layouts into hierarchical transistor-level netlists using nanometer process technology

More information

Large-Scale Full-Wave Simulation

Large-Scale Full-Wave Simulation Large-Scale Full-Wave Simulation Sharad Kapur and David Long Integrand Software, Inc. Areas of interest Consistent trends in IC design Increasing operating frequencies Modeling of passive structures (components,

More information

PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05

PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05 PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05 Silvaco s What is a PDK? Which people build, use, and support PDKs? How do analog/mixed-signal/rf engineers use a PDK to design ICs? What is an analog/mixed-signal/rf

More information

Simulation and Modeling Techniques for Compact LTCC Packages

Simulation and Modeling Techniques for Compact LTCC Packages Simulation and Modeling Techniques for Compact LTCC Packages Ted A. Miracco, Lloyd Nakamura, Malcolm Edwards Applied Wave Research, Inc. 1960 East Grand Avenue, Ste 430 El Segundo, CA 90245 Tel. 310-726-3000,

More information

Outline. Darren Wang ADS Momentum P2

Outline. Darren Wang ADS Momentum P2 Outline Momentum Basics: Microstrip Meander Line Momentum RF Mode: RFIC Launch Designing with Momentum: Via Fed Patch Antenna Momentum Techniques: 3dB Splitter Look-alike Momentum Optimization: 3 GHz Band

More information

Using Sonnet in a Cadence Virtuoso Design Flow

Using Sonnet in a Cadence Virtuoso Design Flow Using Sonnet in a Cadence Virtuoso Design Flow Purpose of this document: This document describes the Sonnet plug-in integration for the Cadence Virtuoso design flow, for silicon accurate EM modelling of

More information

Expert Layout Editor. Technical Description

Expert Layout Editor. Technical Description Expert Layout Editor Technical Description Agenda Expert Layout Editor Overview General Layout Editing Features Technology File Setup Multi-user Project Library Setup Advanced Programmable Features Schematic

More information

Introducing Virtuoso RF Designer (RFD) For RFIC Designs

Introducing Virtuoso RF Designer (RFD) For RFIC Designs A seminar on Cadence Virtuoso RF Designer is scheduled for March 5, 2008. To know more, write to Brajesh Heda at brajesh@cadence.com Introducing Virtuoso RF Designer (RFD) For RFIC Designs Introduction

More information

DEVELOPMENT OF PARAMETERIZED CELL OF SPIRAL INDUCTOR USING SKILL LANGUAGE

DEVELOPMENT OF PARAMETERIZED CELL OF SPIRAL INDUCTOR USING SKILL LANGUAGE DEVELOPMENT OF PARAMETERIZED CELL OF SPIRAL INDUCTOR USING SKILL LANGUAGE Vladimir Emilov Grozdanov 1, Diana Ivanova Pukneva 1, Marin Hristov Hristov 2 1 Smartcom, 7 th km, Tzarigradsko Chausee Blvd, 1784

More information

The Gold Standard for Parasitic Extraction and Signal Integrity Solutions

The Gold Standard for Parasitic Extraction and Signal Integrity Solutions The Gold Standard for Parasitic Extraction and Signal Integrity Solutions Critical Net Extraction and Analysis Full 3D seamless field solution High accuracy extraction Extracts net, tree, or entire path

More information

EM Analysis of High Frequency Printed Circuit Boards. Dr.-Ing. Volker Mühlhaus

EM Analysis of High Frequency Printed Circuit Boards. Dr.-Ing. Volker Mühlhaus EM Analysis of High Frequency Printed Circuit Boards Dr.-Ing. Volker Mühlhaus volker@muehlhaus.com Agenda EM tools overview When to use EM analysis Application examples: Filters The importance of meshing

More information

Multiple Specifications Radio-Frequency Integrated Circuit Design with Automatic Template-Driven Layout Retargeting

Multiple Specifications Radio-Frequency Integrated Circuit Design with Automatic Template-Driven Layout Retargeting Multiple Specifications Radio-Frequency Integrated Circuit Design with Automatic Template-Driven Retargeting Nuttorn Jangkrajarng, Sambuddha Bhattacharya, Roy Hartono, and C-J. Richard Shi Department of

More information

IN RECENT years, neural network techniques have been recognized

IN RECENT years, neural network techniques have been recognized IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 56, NO. 4, APRIL 2008 867 Neural Network Inverse Modeling and Applications to Microwave Filter Design Humayun Kabir, Student Member, IEEE, Ying

More information

Will Silicon Proof Stay the Only Way to Verify Analog Circuits?

Will Silicon Proof Stay the Only Way to Verify Analog Circuits? Will Silicon Proof Stay the Only Way to Verify Analog Circuits? Pierre Dautriche Jean-Paul Morin Advanced CMOS and analog. Embedded analog Embedded RF 0.5 um 0.18um 65nm 28nm FDSOI 0.25um 0.13um 45nm 1997

More information

Band Stop optimization of Frequency Selective Surfaces Using the Transmission Line Modeling Method

Band Stop optimization of Frequency Selective Surfaces Using the Transmission Line Modeling Method Band Stop optimization of Frequency Selective Surfaces Using Transmission Line Modeling Method Dominic S Nyitamen 1, Steve Greedy 2, Christopher Smartt 2 and David W P Thomas 2 1. Electrical Electronic

More information

Detailed Presentation

Detailed Presentation Detailed Presentation PDK Leadership - Developing and Delivering High Quality PDKs Simucad PDKs are being rapidly adopted worldwide by leading foundries and design houses because of their quality and ease

More information

The Design of 2.4GHz LTCC Band-Pass Filters with Enhanced Stop-Band Characteristics Leung Wing Yan Kitty Sept. 15, 2001

The Design of 2.4GHz LTCC Band-Pass Filters with Enhanced Stop-Band Characteristics Leung Wing Yan Kitty Sept. 15, 2001 ADS Application Notes Microwave Laboratory, Department of Electronic Engineering The Chinese University of Hong Kong The Design of 2.4GHz LTCC Band-Pass Filters with Enhanced Stop-Band Characteristics

More information

Agilent EEsof EDA.

Agilent EEsof EDA. Agilent EEsof EDA This document is owned by Agilent Technologies, but is no longer kept current and may contain obsolete or inaccurate references. We regret any inconvenience this may cause. For the latest

More information

Use of Symbolic Performance Models in Layout-Inclusive Synthesis of RF Low-Noise Amplifiers

Use of Symbolic Performance Models in Layout-Inclusive Synthesis of RF Low-Noise Amplifiers Use of Symbolic Performance Models in Layout-Inclusive Synthesis of RF Low-Noise Amplifiers Mukesh Ranjan, Amitava Bhaduri, Ranga Vemuri University of Cincinnati, Cincinnati, Ohio, USA. Wim Verhaegen,

More information

VERY FAST SIMULATION STRATEGY (VFSS) DEVELOPED WITHIN CODESTAR PROJECT

VERY FAST SIMULATION STRATEGY (VFSS) DEVELOPED WITHIN CODESTAR PROJECT VERY FAST SIMULATION STRATEGY (VFSS) DEVELOPED WITHIN CODESTAR PROJECT Daniel Ioan and Gabriela Ciuprina. Univ. Politehnica Bucharest (lmn@lmn.pub.ro), Laboratorul de Metode Numerice (LMN) Abstract An

More information

Package on Board Simulation with 3-D Electromagnetic Simulation

Package on Board Simulation with 3-D Electromagnetic Simulation White Paper Package on Board Simulation with 3-D Electromagnetic Simulation For many years, designers have taken into account the effect of package parasitics in simulation, from using simple first-order

More information

Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation

Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Yuzhe Chen, Zhaoqing Chen and Jiayuan Fang Department of Electrical

More information

Comparison of TLM and FDTD Methods in RCS Estimation

Comparison of TLM and FDTD Methods in RCS Estimation International Journal of Electrical Engineering. ISSN 0974-2158 Volume 4, Number 3 (2011), pp. 283-287 International Research Publication House http://www.irphouse.com Comparison of TLM and FDTD Methods

More information

Solving the challenges posed by Chip/Package/Board Co-Design

Solving the challenges posed by Chip/Package/Board Co-Design Solving the challenges posed by Chip/Package/Board Co-Design Identify and locate sources of unwanted coupling Simulation link to EM: Critical Interconnect, Vias, Discontinuities, Embedded Passives, etc

More information

Efficient Meshing in Sonnet

Efficient Meshing in Sonnet Efficient Meshing in Sonnet Purpose of this document: In this document, we will discuss efficient meshing in Sonnet, based on a wide variety of application examples. It will be shown how manual changes

More information

SmartSpice Analog Circuit Simulator Product Update. Yokohama, June 2004 Workshop

SmartSpice Analog Circuit Simulator Product Update. Yokohama, June 2004 Workshop SmartSpice Analog Circuit Simulator Product Update Yokohama, June 2004 Workshop Agenda SmartSpice Products SmartSpice General Features SmartSpice New GUI SmartSpice New features Supported Models and Modeling

More information

Model Builder Program (MBP) Complete Silicon Turnkey Device Modeling Software

Model Builder Program (MBP) Complete Silicon Turnkey Device Modeling Software Model Builder Program (MBP) Complete Silicon Turnkey Device Modeling Software Introduction Model Builder Program (MBP) is a complete modeling solution that integrates SPICE simulation, model parameter

More information

2334 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER Broadband ESD Protection Circuits in CMOS Technology

2334 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER Broadband ESD Protection Circuits in CMOS Technology 2334 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003 Brief Papers Broadband ESD Protection Circuits in CMOS Technology Sherif Galal, Student Member, IEEE, and Behzad Razavi, Fellow,

More information

Compact Modeling and Experimental Verification of Substrate Resistance in Lightly Doped Substrates

Compact Modeling and Experimental Verification of Substrate Resistance in Lightly Doped Substrates Compact Modeling and Experimental Verification of Substrate Resistance in ightly Doped Substrates Hai an Tze ee Chen Chi On Chui Robert. Dutton hailan@gloworm.stanford.edu tzewee@stanford.edu chion@stanford.edu

More information

Utmost III. Device Characterization and Modeling

Utmost III. Device Characterization and Modeling Utmost III Device Characterization and Modeling Utmost III generates accurate, high quality SPICE models for analog, mixed-signal and RF applications. Utmost III is in use worldwide by leading IDMs, foundries

More information

Enduring Understandings: Some basic math skills are required to be reviewed in preparation for the course.

Enduring Understandings: Some basic math skills are required to be reviewed in preparation for the course. Curriculum Map for Functions, Statistics and Trigonometry September 5 Days Targeted NJ Core Curriculum Content Standards: N-Q.1, N-Q.2, N-Q.3, A-CED.1, A-REI.1, A-REI.3 Enduring Understandings: Some basic

More information

SCIENCE & TECHNOLOGY

SCIENCE & TECHNOLOGY Pertanika J. Sci. & Technol. 5 (S): 35-4 (017) SCIENCE & TECHNOLOGY Journal homepage: http://www.pertanika.upm.edu.my/ Transmission Lines Modelling based on RLC Passive and Active Filter Design Ahmed Qasim

More information

Scalable Compact Models for Efficient Design in EMC and SI Applications

Scalable Compact Models for Efficient Design in EMC and SI Applications Tutorial: Scalable Models for Efficient Design in EMC and SI Applications Scalable Compact Models for Efficient Design in EMC and SI Applications F. Ferranti*, T. Dhaene*, L. Knockaert*, G. Antonini**,

More information

Parameterized Models for Efficient Design in EMC and SI Applications

Parameterized Models for Efficient Design in EMC and SI Applications Tutorial: Advanced Topics in Signal and Power Integrity Parameterized Models for Efficient Design in EMC and SI Applications F. Ferranti*, T. Dhaene*, L. Knockaert*, G. Antonini**, A. Ciccomancini Scogna

More information

Constructive floorplanning with a yield objective

Constructive floorplanning with a yield objective Constructive floorplanning with a yield objective Rajnish Prasad and Israel Koren Department of Electrical and Computer Engineering University of Massachusetts, Amherst, MA 13 E-mail: rprasad,koren@ecs.umass.edu

More information

HFSS for ECAD: Package Modeling, MMIC and on-die extraction

HFSS for ECAD: Package Modeling, MMIC and on-die extraction HFSS for ECAD: Package Modeling, MMIC and on-die extraction Alain Michel Technical Director, Europe 2010 ANSYS, Inc. All rights reserved. 1 ANSYS, Inc. Proprietary Agenda Introduction HFSS integrated Solver

More information

WHITE PAPER PARASITIC EXTRACTION FOR DEEP SUBMICRON AND ULTRA-DEEP SUBMICRON DESIGNS

WHITE PAPER PARASITIC EXTRACTION FOR DEEP SUBMICRON AND ULTRA-DEEP SUBMICRON DESIGNS WHITE PAPER PARASITIC EXTRACTION FOR DEEP SUBMICRON AND ULTRA-DEEP SUBMICRON DESIGNS TABLE OF CONTENTS Introduction.................................................................................. 1 Design

More information

Genesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits

Genesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits Genesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits Create the following schematics in Figure 1 with Genesys s schematic editor, which depicts two sections of a cascaded microstrip

More information

Computer Aided Design and Transient Finite Elements Analysis of Induction Motor

Computer Aided Design and Transient Finite Elements Analysis of Induction Motor Computer Aided Design and Transient Finite Elements Analysis of Induction Motor HUSEYIN TARIK DURU Department of Electrical Engineering Faculty of Engineering Kocaeli University Umuttepe Kampusu, Kocaeli

More information

Modeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects

Modeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects 1293 Modeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects F. Xiao and Y. Kami University of Electro-Communications, Japan Abstract The crosstalk between a single-ended

More information

IMPLEMENTATION OF ANALYTICAL (MATLAB) AND NUMERICAL (HFSS) SOLUTIONS ADVANCED ELECTROMAGNETIC THEORY SOHAIB SAADAT AFRIDI HAMMAD BUTT ZUNNURAIN AHMAD

IMPLEMENTATION OF ANALYTICAL (MATLAB) AND NUMERICAL (HFSS) SOLUTIONS ADVANCED ELECTROMAGNETIC THEORY SOHAIB SAADAT AFRIDI HAMMAD BUTT ZUNNURAIN AHMAD STUDY OF SCATTERING & RESULTANT RADIATION PATTERN: INFINITE LINE CURRENT SOURCE POSITIONED HORIZONTALLY OVER A PERFECTLY CONDUCTING INFINITE GROUND PLANE IMPLEMENTATION OF ANALYTICAL (MATLAB) AND NUMERICAL

More information

Statistical Modeling for Monte Carlo Simulation using Hspice

Statistical Modeling for Monte Carlo Simulation using Hspice Statistical Modeling for Monte Carlo Simulation using Hspice Kerwin Khu Chartered Semiconductor Manufacturing Ltd khukerwin@charteredsemi.com ABSTRACT With today's stringent design margins, designers can

More information

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS) ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS) Objective Part A: To become acquainted with Spectre (or HSpice) by simulating an inverter,

More information

MEMS Pro v5.1 Layout Tutorial Physical Design Mask complexity

MEMS Pro v5.1 Layout Tutorial Physical Design Mask complexity MEMS Pro v5.1 Layout Tutorial 1 Physical Design Mask complexity MEMS masks are complex with curvilinear geometries Verification of manufacturing design rules is important Automatic generation of mask layout

More information

Analysis and comparison of end effects in linear switched reluctance and hybrid motors

Analysis and comparison of end effects in linear switched reluctance and hybrid motors Journal of ELECTRICAL ENGINEERING, VOL 8 (17), NO, 138 1 Analysis and comparison of end effects in linear switched reluctance and hybrid motors El Manaa Barhoumi,,, Ahmed Galal Abo-Khalil, Youcef Berrouche,

More information

technology Leadership

technology Leadership technology Leadership MARK BOHR INTEL SENIOR FELLOW, TECHNOLOGY AND MANUFACTURING GROUP DIRECTOR, PROCESS ARCHITECTURE AND INTEGRATION SEPTEMBER 19, 2017 Legal Disclaimer DISCLOSURES China Tech and Manufacturing

More information

Construction of an electrical model of a TQFP100 package with IC-EMC

Construction of an electrical model of a TQFP100 package with IC-EMC Construction of an electrical model of a TQFP100 package with IC-EMC A. Boyer INSA-GEI, 135 Av de Rangueil 31077 Toulouse France Contact : alexandre.boyer@insa-toulouse.fr web site : www.ic-emc.org Abstract:

More information

Lecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia

Lecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia Lecture 4a CMOS Fabrication, Layout and Simulation R. Saleh Dept. of ECE University of British Columbia res@ece.ubc.ca 1 Fabrication Fabrication is the process used to create devices and wires. Transistors

More information

A Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings

A Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings A Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings Dr. Osman Ersed Akcasu, Jerry Tallinger, Kerem Akcasu OEA International, Inc. 155 East Main Avenue,

More information

AccuCore STA DSPF Backannotation Timing Verification Design Flow

AccuCore STA DSPF Backannotation Timing Verification Design Flow Application Note AccuCore STA DSPF Backannotation Timing Verification Design Flow Abstract This application note highlights when and why DSPF backannotation is needed during timing verification, and details

More information

High-Frequency Algorithmic Advances in EM Tools for Signal Integrity Part 1. electromagnetic. (EM) simulation. tool of the practic-

High-Frequency Algorithmic Advances in EM Tools for Signal Integrity Part 1. electromagnetic. (EM) simulation. tool of the practic- From January 2011 High Frequency Electronics Copyright 2011 Summit Technical Media, LLC High-Frequency Algorithmic Advances in EM Tools for Signal Integrity Part 1 By John Dunn AWR Corporation Only 30

More information

Synthesized Compact Models (SCM) of Substrate Noise Coupling Analysis and Synthesis in Mixed-Signal ICs

Synthesized Compact Models (SCM) of Substrate Noise Coupling Analysis and Synthesis in Mixed-Signal ICs Synthesized Compact Models (SCM) of Substrate Noise Coupling Analysis and Synthesis in Mixed-Signal ICs Hai Lan and Robert Dutton Stanford University Department of Electrical Engineering CISX-35, Stanford,

More information

Using Sonnet Interface in Eagleware-Elanix GENESYS. Sonnet Application Note: SAN-205A JULY 2005

Using Sonnet Interface in Eagleware-Elanix GENESYS. Sonnet Application Note: SAN-205A JULY 2005 Using Sonnet Interface in Eagleware-Elanix GENESYS Sonnet Application Note: SAN-205A JULY 2005 Description of Sonnet Suites Professional Sonnet Suites Professional is an industry leading full-wave 3D Planar

More information

Lecture 2: Introduction

Lecture 2: Introduction Lecture 2: Introduction v2015.0 Release ANSYS HFSS for Antenna Design 1 2015 ANSYS, Inc. Multiple Advanced Techniques Allow HFSS to Excel at a Wide Variety of Applications Platform Integration and RCS

More information

Development of a Finite Element Method Mode Solver Application for Optical Waveguides

Development of a Finite Element Method Mode Solver Application for Optical Waveguides Development of a Finite Element Method Mode Solver Application for Optical Waveguides An. Kichidis Dept. of Informatics Aristotle University of Thessaloniki Thessaloniki GR-54124 Tel: 30-2310-998407 akihidis@gmail.com

More information

Guardian NET Layout Netlist Extractor

Guardian NET Layout Netlist Extractor Outline What is Guardian NET Key Features Running Extraction Setup Panel Layout Annotation Layout Text Extraction Node Naming Electric Rule Checking (ERC) Layout Hierarchy Definition Hierarchy Checker

More information

Introduction to ANSYS DesignXplorer

Introduction to ANSYS DesignXplorer Overview 14. 5 Release Introduction to ANSYS DesignXplorer 1 2013 ANSYS, Inc. September 27, 2013 What is DesignXplorer? DesignXplorer (DX) is a tool that uses response surfaces and direct optimization

More information

Training-Free, Generic Object Detection Using Locally Adaptive Regression Kernels

Training-Free, Generic Object Detection Using Locally Adaptive Regression Kernels Training-Free, Generic Object Detection Using Locally Adaptive Regression Kernels IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIENCE, VOL.32, NO.9, SEPTEMBER 2010 Hae Jong Seo, Student Member,

More information

CMOS Process Flow. Layout CAD Tools

CMOS Process Flow. Layout CAD Tools CMOS Process Flow See supplementary power point file for animated CMOS process flow (see class ece410 website and/or* http://www.multimedia.vt.edu/ee5545/): This file should be viewed as a slide show It

More information

AWR. White Paper. Exactly How Electromagnetic Should Be Part of a Design Flow! introduction

AWR. White Paper. Exactly How Electromagnetic Should Be Part of a Design Flow! introduction Extract Flow introduction Modern RF/microwave design flows make extensive use of electromagnetic (EM) analysis in many ways, and its co-existence and concurrency with circuit design and analysis can not

More information

Circuit Model for Interconnect Crosstalk Noise Estimation in High Speed Integrated Circuits

Circuit Model for Interconnect Crosstalk Noise Estimation in High Speed Integrated Circuits Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 8 (2013), pp. 907-912 Research India Publications http://www.ripublication.com/aeee.htm Circuit Model for Interconnect Crosstalk

More information

Process Design Kit for for Flexible Hybrid Electronics (FHE-PDK)

Process Design Kit for for Flexible Hybrid Electronics (FHE-PDK) Process Design Kit for for Flexible Hybrid Electronics (FHE-PDK) Tsung-Ching Jim Huang, PhD Sr. Research Scientist, Hewlett Packard Labs MEPTEC2018 Outline Introduction Modeling and design needs for flexible

More information

Harmony-AMS Analog/Mixed-Signal Simulator

Harmony-AMS Analog/Mixed-Signal Simulator Harmony-AMS Analog/Mixed-Signal Simulator Yokohama, June 2004 Workshop 7/15/04 Challenges for a True Single-Kernel A/MS Simulator Accurate partition of analog and digital circuit blocks Simple communication

More information

Optimization of Via Connections between Transmission Lines in Multilayer LTCC- Modules

Optimization of Via Connections between Transmission Lines in Multilayer LTCC- Modules Optimization of Via onnections between Transmission Lines in Multilayer LT-Modules Optimization of Via onnections between Transmission Lines in Multilayer LT- Modules Torsten Thelemann, Heiko Thust, and

More information

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial Introduction This tutorial is an introduction to schematic capture and circuit simulation for ENGN1600 using Cadence Virtuoso. These courses

More information

ERMES: NUMERICAL TOOL FOR SAR COMPUTATIONS

ERMES: NUMERICAL TOOL FOR SAR COMPUTATIONS PROJECT NAME: 04-161 SMART Antennas ERMES: NUMERICAL TOOL FOR SAR COMPUTATIONS SAR TOOL VALIDATION REPORT Project SMART - WP6 Task 6.5 Deliverable 6.5.3 Rubén Otín rotin@cimne.upc.edu CIMNE - International

More information

A Coupled 3D/2D Axisymmetric Method for Simulating Magnetic Metal Forming Processes in LS-DYNA

A Coupled 3D/2D Axisymmetric Method for Simulating Magnetic Metal Forming Processes in LS-DYNA A Coupled 3D/2D Axisymmetric Method for Simulating Magnetic Metal Forming Processes in LS-DYNA P. L Eplattenier *, I. Çaldichoury Livermore Software Technology Corporation, Livermore, CA, USA * Corresponding

More information

Thursday, September 15, electronic components

Thursday, September 15, electronic components electronic components a desktop computer relatively complex inside: screen (CRT) disk drive backup battery power supply connectors for: keyboard printer n more! Thursday, September 15, 2011 integrated

More information

Pole-Zero Analysis of Microwave Filters Using Contour Integration Method Exploiting Right-Half Plane

Pole-Zero Analysis of Microwave Filters Using Contour Integration Method Exploiting Right-Half Plane Progress In Electromagnetics Research M, Vol. 78, 59 68, 2019 Pole-Zero Analysis of Microwave Filters Using Contour Integration Method Exploiting Right-Half Plane Eng Leong Tan and Ding Yu Heh * Abstract

More information

Silvaco Japan Leading Future EDA in Japan

Silvaco Japan Leading Future EDA in Japan Silvaco Japan Leading Future EDA in Japan 株式会社シルバコシルバコ ジャパン Dr. Ivan Pesic and Kazuya Fujimoto Problem and Opportunity Problem Japan today, even with a significant electronics industry, does not have an

More information

The Monte Carlo analysis can vary basic components and models - subcircuit data is not varied during the analysis.

The Monte Carlo analysis can vary basic components and models - subcircuit data is not varied during the analysis. Monte Carlo Analysis Old Content - visit altium.com/documentation Modified by Phil Loughhead on 4-Mar-2014 Description Monte Carlo analysis allows you to perform multiple simulation runs with component

More information

TQPED MMIC Design Training

TQPED MMIC Design Training TQPED MMIC Design Training Outline Installation and Use of the Library AWR AWR Design Kit (PDK Process Design Kit) ICED Layout Kit Create a new document using the Library Environment Setup Hotkeys Background

More information

Transactions on Engineering Sciences vol 3, 1993 WIT Press, ISSN

Transactions on Engineering Sciences vol 3, 1993 WIT Press,   ISSN Invited Paper Tubes and slices: a software package for dual field calculations J.K. Sykulski Department of Electrical Engineering, University of Southampton, Southampton SO9 5NH, UK ABSTRACT TAS is the

More information

Efficient Tuning of SVM Hyperparameters Using Radius/Margin Bound and Iterative Algorithms

Efficient Tuning of SVM Hyperparameters Using Radius/Margin Bound and Iterative Algorithms IEEE TRANSACTIONS ON NEURAL NETWORKS, VOL. 13, NO. 5, SEPTEMBER 2002 1225 Efficient Tuning of SVM Hyperparameters Using Radius/Margin Bound and Iterative Algorithms S. Sathiya Keerthi Abstract This paper

More information

Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process

Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process 2.1 Introduction Standard CMOS technologies have been increasingly used in RF IC applications mainly

More information

3D MOTION IN MAGNETIC ACTUATOR MODELLING

3D MOTION IN MAGNETIC ACTUATOR MODELLING 3D MOTION IN MAGNETIC ACTUATOR MODELLING Philippe Wendling Magsoft Corporation Troy, NY USA Patrick Lombard, Richard Ruiz, Christophe Guerin Cedrat Meylan, France Vincent Leconte Corporate Research and

More information

GETTING STARTED WITH ADS

GETTING STARTED WITH ADS ADS Startup Tutorial v2 Page 1 of 17 GETTING STARTED WITH ADS Advanced Design System (ADS) from Agilent Technologies is an extremely powerful design tool for many aspects of electrical and computer engineering

More information

STRUCTURAL ANALYSIS OF Ka-BAND GIMBALED ANTENNAS FOR A COMMUNICATIONS SATELLITE SYSTEM

STRUCTURAL ANALYSIS OF Ka-BAND GIMBALED ANTENNAS FOR A COMMUNICATIONS SATELLITE SYSTEM STRUCTURAL ANALYSIS OF Ka-BAND GIMBALED ANTENNAS FOR A COMMUNICATIONS SATELLITE SYSTEM Hong Su COM DEV Ltd. 155 Sheldon Drive, Cambridge Ontario, Canada N1R 7H6 ABSTRACT This paper presents the FE modeling,

More information

Analytic Performance Models for Bounded Queueing Systems

Analytic Performance Models for Bounded Queueing Systems Analytic Performance Models for Bounded Queueing Systems Praveen Krishnamurthy Roger D. Chamberlain Praveen Krishnamurthy and Roger D. Chamberlain, Analytic Performance Models for Bounded Queueing Systems,

More information

Active Network Tomography: Design and Estimation Issues George Michailidis Department of Statistics The University of Michigan

Active Network Tomography: Design and Estimation Issues George Michailidis Department of Statistics The University of Michigan Active Network Tomography: Design and Estimation Issues George Michailidis Department of Statistics The University of Michigan November 18, 2003 Collaborators on Network Tomography Problems: Vijay Nair,

More information

Advanced Design System 1.5. Vendor Component Libraries murata Manufacturing Measurement-Based SMT Library

Advanced Design System 1.5. Vendor Component Libraries murata Manufacturing Measurement-Based SMT Library Advanced Design System 1.5 Vendor Component Libraries murata Manufacturing Measurement-Based SMT Library December 2000 Notice The information contained in this document is subject to change without notice.

More information

RF WIREWOUND CHIP INDUCTORS

RF WIREWOUND CHIP INDUCTORS RF WIREWOUND CHIP INDUCTORS These high frequency High-Q chip inductors feature a monolithic body made of low loss ceramic wound with wire to achieve optimal high frequency performance. These RF chip inductors

More information

Introduction to AWR Design Flow and New Features for V10

Introduction to AWR Design Flow and New Features for V10 Introduction to AWR Design Flow and New Features for V10 What s New In Version 10 imatch Matching Network Synthesis Matching Network Synthesis Tight integration with AWR tools Excellent starting point

More information

Integrated Math I. IM1.1.3 Understand and use the distributive, associative, and commutative properties.

Integrated Math I. IM1.1.3 Understand and use the distributive, associative, and commutative properties. Standard 1: Number Sense and Computation Students simplify and compare expressions. They use rational exponents and simplify square roots. IM1.1.1 Compare real number expressions. IM1.1.2 Simplify square

More information

Realize Your Product Promise. DesignerRF

Realize Your Product Promise. DesignerRF Realize Your Product Promise DesignerRF Four-element antenna array showing current distribution and far-field gain, created in DesignerRF using layout editor and solved via HFSS with Solver on Demand technology

More information

Euclidean Reconstruction Independent on Camera Intrinsic Parameters

Euclidean Reconstruction Independent on Camera Intrinsic Parameters Euclidean Reconstruction Independent on Camera Intrinsic Parameters Ezio MALIS I.N.R.I.A. Sophia-Antipolis, FRANCE Adrien BARTOLI INRIA Rhone-Alpes, FRANCE Abstract bundle adjustment techniques for Euclidean

More information

Study on Power Transformer Inrush Current

Study on Power Transformer Inrush Current IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, PP 59-63 www.iosrjournals.org Study on Power Transformer Inrush Current Gopika R, Deepa Sankar Department

More information

Design Space Exploration Using Parameterized Cores

Design Space Exploration Using Parameterized Cores RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS UNIVERSITY OF WINDSOR Design Space Exploration Using Parameterized Cores Ian D. L. Anderson M.A.Sc. Candidate March 31, 2006 Supervisor: Dr. M. Khalid 1 OUTLINE

More information

First Steps with ADS and Coax Modeling

First Steps with ADS and Coax Modeling First Steps with ADS and Coax Modeling ADS Session 1 Start ADS and Create an Empty Project Look for a desktop icon or start menu item entitled Advanced Design System 2009 ADS will start up and you will

More information

Achieve more with light.

Achieve more with light. Achieve more with light. Comprehensive suite of leading photonic design tools. Component Design Multiphysics Component Design Lumerical s highly integrated suite of component design tools is purposebuilt

More information

Interaction between ring shaped permanent magnets with symbolic gradients: application to magnetic bearing system optimization

Interaction between ring shaped permanent magnets with symbolic gradients: application to magnetic bearing system optimization Interaction between ring shaped permanent magnets with symbolic gradients: application to magnetic bearing system optimization Benoît Delinchant, Frédéric Wurtz, Jean-Paul Yonnet, Jean-Louis Coulomb To

More information

NEAR-IR BROADBAND POLARIZER DESIGN BASED ON PHOTONIC CRYSTALS

NEAR-IR BROADBAND POLARIZER DESIGN BASED ON PHOTONIC CRYSTALS U.P.B. Sci. Bull., Series A, Vol. 77, Iss. 3, 2015 ISSN 1223-7027 NEAR-IR BROADBAND POLARIZER DESIGN BASED ON PHOTONIC CRYSTALS Bogdan Stefaniţă CALIN 1, Liliana PREDA 2 We have successfully designed a

More information

ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process

ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process Chun-Yu Lin 1, Li-Wei Chu 1, Ming-Dou Ker 1, Ming-Hsiang Song 2, Chewn-Pu Jou 2, Tse-Hua Lu 2, Jen-Chou Tseng

More information

Removing Shadows from Images

Removing Shadows from Images Removing Shadows from Images Zeinab Sadeghipour Kermani School of Computing Science Simon Fraser University Burnaby, BC, V5A 1S6 Mark S. Drew School of Computing Science Simon Fraser University Burnaby,

More information

High Speed Special Function Unit for Graphics Processing Unit

High Speed Special Function Unit for Graphics Processing Unit High Speed Special Function Unit for Graphics Processing Unit Abd-Elrahman G. Qoutb 1, Abdullah M. El-Gunidy 1, Mohammed F. Tolba 1, and Magdy A. El-Moursy 2 1 Electrical Engineering Department, Fayoum

More information

CHAPTER 3 SIMULATION TOOLS AND

CHAPTER 3 SIMULATION TOOLS AND CHAPTER 3 SIMULATION TOOLS AND Simulation tools used in this simulation project come mainly from Integrated Systems Engineering (ISE) and SYNOPSYS and are employed in different areas of study in the simulation

More information

TDR/TDT Analysis by Crosstalk in Single and Differential Meander Delay Lines for High Speed PCB Applications

TDR/TDT Analysis by Crosstalk in Single and Differential Meander Delay Lines for High Speed PCB Applications TDR/TDT Analysis by Crosstalk in Single and Differential Meander Delay Lines for High Speed PCB Applications Gawon Kim, Dong Gun Kam, and Joungho Kim Dept. of EECS, KAIST Korea Advanced Institute of Science

More information