A New Memory Reduced Radix-4 CORDIC Processor For FFT Operation
|
|
- Basil Dennis
- 6 years ago
- Views:
Transcription
1 IOSR Journal of VLSI and Sgnal Processng (IOSR-JVSP) Volume, Issue 5 (May. Jun. 013), PP e-issn: , p-issn No. : A New Memory Reduced Radx-4 CORDIC Processor For FFT Operaton Yasoda.A 1, Ramprasad.A.V 1 Department Of ECE, Vckram College Of Engneerng, Enath, Inda Professor, ECE, K.L.N College Of Engneerng, Pottapalayam, Inda Abstract: A complex number can be nterpreted as a vector n magnary plane. The vector rotaton n the x/y plane can be realzed by rotatng a vector through a seres of elementary angles. These elementary angles are chosen such that the vector rotaton through each of them may be approxmated easly wth a smple shft and add operaton, and ther algebrac sum approaches the requred rotaton angle. Ths can be exercsed by CORDIC ( CO-ordnate Rotaton Dgtal Computer) algorthm n rotaton mode. In ths paper, we have proposed a ppelned archtecture new memory less z-path elmnated CORDIC algorthm for FFT computaton. Ppelned archtecture by pre computaton of drecton of mcro rotaton, radx-4 number representaton, and the angle generator has been processed n terms of hardware complexty, teraton delay and memory reducton. Comparson of the proposed archtecture wth the conventonal radx-4 archtectures s elaborated. The proposed algorthm also exercses an addressng scheme and the assocated angle generator logc n order to elmnate the ROM usage for bottlng the twddle factors. It ncorporates parallelsm and ppe lne processng. The latency of the system s n/ clock cycles. The throughput rate s one vald result per eght clock cycles. Addtonally VLSI mplementaton on Vrtex -4 FPGA s done. The mplemented desgn operates at MHZ of clock rate wth a power consumpton of mW. Keywords-CORDIC,, FPGA, latency, Radx-4, memory less systems, speed, throughput. I. Introducton FFT s the heart of sgnal & mage processng felds, also VLSI based sgnal processng fnd applcaton n Neural Networks[],bo-medcal sgnal processng[4],wreless communcatons[7],software Defned Rado[3], Radar mage processng, Synthetc Aperture Rado.[6].. Most of the applcatons adopt CORDIC(Co-ordnate Rotaton Dgtal Computer) based sgnal processng because of ts versatlty. Snce then CORDIC algorthm was developed [8 ], t extends ts applcaton to new areas day by day. For FFT processors, butterfly operaton s the most complcated stage. Generally butterfly unt conssts of complex adders & multplers usually multpler s the speed bottleneck n the ppelne FFT processor [11]. CORDIC [8] algorthm s an teratve algorthm to realze the butterfly operaton wthout usng any dedcated multpler hardware. CORDIC s an hardware effcent algorthm to realze transcendal functons, trgonometrc functons, multplcatons usng only smple add & shft operatons. In recent years several CORDIC based FFT was proposed for varous applcatons [1,,3,4,5]. The conventonal radx- CORDIC algorthm was mplemented usng word seral and dgt ppelned archtectures.[9] Later, ths algorthm was modfed as radx-4 to perform each mcro rotaton by two successve radx- mcro rotatons Lakshm et al. n [9], presented a ppelned archtecture usng sgned dgt arthmetc for the VLSI effcent mplementaton of rotatonal radx-4 CORDIC algorthm, elmnatng z-path completely. It acheves latency mprovement wth small hardware overhead. Garrdo [14] proposed a new memory less CORDIC algorthm to realze FFT operaton wth reduced memory requrements But mplementaton s lttle complex. Vachhan. L et al. n [19] presented two area-effcent algorthms and ther archtectures based on CORDIC. Ther frst algorthm elmnated ROM and requred only low-wdth barrel shfters and ther second algorthm elmnated barrel shfters completely. As a consequence, both the algorthms consume approxmately 50% area n comparson wth other CORDIC desgns but hardware complexty s large. In [16], a modfed CORDIC algorthm for FFT processors was ntended whch wpes out the need for bottlng the twddle factor angles. The algorthm generates the angles successvely by an accumulator. Ths approach reduces the memory requrements of an FFT processor by more than 0% [11 ]. Also, memory reducton mproves wth the ncreased radx sze. Moreover, the angle generaton crcut consumed less power consumpton than angle memory accesses. Instead of storng actual twddle factors n a ROM, CORDIC based FFT processor needs a dedcated memory bank to store actual twddle factor angles for butterfly operaton. In ths paper we have proposed a reduced memory z- path elmnated radx -4 CORDIC for FFT operaton It leads to reduced power consumpton, compared to conventonal CORDIC. 9 Page
2 A New Memory Reduced Radx-4 CORDIC Processor For FFT Operaton The organzaton of the paper s as follows: In secton Fundamentals of CORDIC algorthm and ts operaton n FFT s dscussed. In secton 3 proposed methodology of z-path elmnated memory effcent CORDIC algorthm s dscussed. In secton 4 synthess results are dscussed. II. Radx-4-CORDIC-FFT algorthm N pont Dscrete Fourer Transform s defned as N 1 k X k = x W N =0 (1) where; k = 0,1,...,n 1 and W k N = e jπ N k s the twddle factor. There wll be log r N stages and each stage contans N/r butterfly operatons, n an N-pont FFT. The FFT-butterfly operaton can be realzed by radx-r cordc algorthm. CORDIC algorthm was ntally proposed by J.E.Volder 8[ ]. Because the CORDIC-based butterfly can be fast. The foundaton for CORDIC algorthm s a D vector rotaton n the xy-plane (see Fg.1 ). The vector rotaton can be realzed by rotatng a vector through a seres of elementary angles. These elementary angles are chosen such that the vector rotaton through each of them may be approxmated easly wth a smple shft and add operatons, and ther algebrac sum approaches the requred rotaton angle [8]. The CORDIC algorthm can be exercsed n two dfferent modes, vz. Rotaton mode and Vectorng mode. Y v +1 = (X +1, Y +1 ) Y +1 Y v = (X, Y ) Fg (1) A D vector rotaton usng CORDIC The rotaton mode s commtted to practce general rotaton for the gven angle and to compute elementary operatons such as multplcaton, exponental, trgonometrc functons and hyperbolc functons countng on the coordnate system. The vectorng mode s utlzed to defne the angular argument of the orgnal vector and estmate the logarthmc and dvson functons.the standard CORDIC system n crcular coordnate system practces n teratons for n-bt precson usng radx-r number representaton. For a gven n-bt precson, the ncrease of radx-rcuts down the number of mcro rotatons. For example, the radx-4 CORDIC system acheves latency reducton whch s an extenson of radx- CORDIC algorthm.[ 9 ] Usng radx-4 we acheve half the number of mcro rotatons than that requred n radx-. The teraton equatons of the radx-4 CORDIC algorthm at the(+1) th step [ ] under crcular coordnate system actng n rotaton mode are as follows: X 1 X * Y * 4 (a) Y 1 Y * X * 4 (b) tan 1 Z 1 Z ( *4 ) (c) Where, the drecton of rotaton n each teraton s σ ϵ, 1, 0, 1,, and an elementary angle tan 1 σ 4. The realzaton of Z+1 n Eq. (c) ncreases the length of the vector. To up hold the expected value of the vector, (+1) th coordnates must be multpled by the scale factor. The scale factor depends on the values ofσ and 1 1 must be estmated for each rotaton angle. K θ α X +1 K 1 * 4 (3) / III. Proposed Methodology: Radx -4 CORDIC for ppelned FFT operaton, wth σ predcton block s proposed to reduce teraton delay, elmnate the z-path and also to cut down the memory requred to store the twddle factor angle. The number of teratons s reduced by usng radx-4 number system and teraton delay s reduced by radx-4 sgned dgt arthmetc and pre computaton of drecton of mcro rotaton. The radx-4 takes more tme to select from among the fve rotaton drecton values, and to select an approprate angle out of fve elementary angles, whch ncreases the teraton delay compared to the radx-. Nevertheless, the proposed CORDIC archtecture n rotaton mode s desgned to overcome ths ssue by pre complng all the drecton f rotatons for the generated X X 10 Page
3 A New Memory Reduced Radx-4 CORDIC Processor For FFT Operaton nput angle utlzng the lnear relaton between the rotaton angle and the framed bnary representaton of drectons of mcro rotatons [9]. The proposed archtecture comprses of four basc buldng blocks vz., the angle generator, the x/y path, the σ-predcton block, and the scale factor computaton blocks shown n Fg. The angle generator block produces the sequence of angles n regular and ncreasng order wth the help of an accumulator and control logc. Theσ-predcton block predcts all the σ values n radx-4 nterpretaton for the generated target angleθ, pror to the true CORDIC rotaton starts teratvely n the x/y path. Durng every clock cycle, the σ values are buffered and sent sequentally to the correspondng stages of x/y path. Angle generator Accumulator ɵ X n Y n σ- predcton block Scale factor X/Y path X +1 Y +1 Fg Block schematc of the proposed system 1) θ-(angle) generator block:- The key operaton of FFT s as shown n Eq. (1), X k = Rotate x() byan angle( j π N N 1 k =0 x W N.Ths s equvalent to k), whch can be realzed very well by the CORDIC algorthm wth smple shft and add operatons, CORDIC-based butterfly can be fast. As we know that, an FFT processor needs to store the twddle factors n memory. But, the CORDIC-based FFT doesn t have twddle factors but needs a memory bank to store the rotaton angles. CLK π N L A T C H Generated Angle (θ) Accumulator Control sgnal Fg 3 θ- generator of the proposed system. Usng a addressng scheme presented n [15], the twddle factor angles generated by a smple accumulator, follow a regular and ncreasng order. For example 64 -pont radx-4 FFT, t can be seen that twddle factor angles are sequentally ncreasng, and every angle s a multple of the basc angle( π N ), whch s( π 3 ). For log 4 64 = 3 dfferent FFT stages, the angles ncrease always one step per clock cycle. Ths functon can be realzed by the angle generator crcut whch s composed of an accumulator, and an output latch, as shown n Fgure 3. The accumulator output depends on the Control sgnals those enable or dsable the latch whch s smple to realze, as t s based on the present FFT butterfly stage and RAM address bts 11 Page
4 A New Memory Reduced Radx-4 CORDIC Processor For FFT Operaton b n b b 1 b 0 (see Table 1). Usually, for an N = n pont FFT, an n 1 bt butterfly counter- B(b n b n 3 b 1 b 0 )wll satsfy the address sequences and the control logc of the angle generator. At each stage s, the RAM address bts are rotated rght by s -bts of butterfly counter B(b s 1 b s b 1 b 0 b n b n 3 b s )and the control logc of the latch s drven by the sequence of the pattern; b n b n 3... b s (s 0 s). )X/Y Path of the proposed Archtecture:- The basc structure of proposed desgn for radx-4 CORDIC processor s shown n Fg.4.The proposed archtecture requres n = 8 mcrorotaton stages to mplement x/y coordnates. The fnal x coordnates (see y Fg.4 ) are scaled usng the scale factor computed n parallel wth the mcro rotatons, whch requres Address Generaton table of the proposed desgn for radx 8 pont FFT Table-1 Butterfly Stage 0 Stage 1 Stage counter B b1b0 RAM address bts Twddle factor angles RAM address bts Twddle factor angles RAM address bts b1b0 b0b / /4 01 / /4 11 / b1b0 Twddle factor angles adder/subtractor, : 1-multplexer and an AND gate ( Fg.4 b). Then the RBC converts the sgned dgt representaton of the Radx-4 nto bnary form. Each mcro rotaton stage s desgned by realzng the teraton equatons, X X * Y * 4 Y 1 1 Y * X * 4 The Sgn Dgt adder/subtractor s controlled by the sgn of σ value (see Fg. 4b ). Ths σ values are realzed by the predcton block (see fg.3 ). X/Y Hardware realzaton: The x/y block of the proposed system for each stage s composed by combnaton of a par of sgned bnary adders, par of regsters at nput and output and a par of rght-shft regsters(see fg. ). For the generated angle θ, the nput vector v = (X, Y )s rotated to an output v +1 = (X +1, Y +1 )wth σ a predetermned drecton vector, whch assumes the drecton of rotaton. 3) σ Predcton block: The σ -predcton block requres ppelned mplementaton of to compute the drecton of mcrorotatons for the gven (generated by the Angle generator) target angle. Realzng, a lnear relaton between the rotaton angle and the bnary representaton of drectons of mcro rotatons [ ] gven by d = 0.5 θ c 1 + δ (4) where; δ = c 1 = n 3 =0 d ϵ =0 tan 1, and ϵ = tan Page
5 A New Memory Reduced Radx-4 CORDIC Processor For FFT Operaton X n Y n σ 0 X/Y(0) σ, 1,0,1, σ 1 X/Y(1) Scale factor σ 7 X Y X/Y(7) σ 4 σ 4 K 1 +/- σ +/- (K 1 *X &K 1 *Y)->RBC X +1 Y +1 Fg 4. a) X/Y path of the system, b) realzaton of X/Y path s utlsed to perform the drecton of the vector. The drecton of mcro rotatons n bnary form s represented by the varable d (d θ) and θ has a lnear relatonshp wth negatve slope beng observed except for someθvalue, called breakponts [1, 7]. There by computng d from θ usng smple addton operaton as shown n the Fg.. The detals of the varous modules n the σ-precomputaton block are as follows. For 16-bt precson, a(3 * 48) ROM s selected to store these offset values [ ]. The offset value δ s pre-computed for any nput angle n the range( π/, π/) and the angle representng each of theseδ s referred to as θ ref, whch concdes to the summaton of the frst n/3 mcro rotatons. Therefore, the target angle has to be greater thanθ ref. Each locaton of ROM holds a reference angle and two offset values(δ k, δ k 1 ). δ k corresponds to the reference angle and δ k 1 correspondsto the prevous reference angle. For the gven nput angle,the offset value s obtaned from the ROM usng :1 multplexer. Output of ths multplexer s controlled by the comparator, whch generates sgn sgnal 0 f (θ > θ ref for selectng δ k )else 1 f(θ < θ ref for selectng δ k 1 ). The radx-4 arthmetc representaton of 0.5c 1 s added to s complement representaton of 0.5θ and δ rom usng two adders to obtanσ ϵ {, 1, 0, 1, }. The delay of each adder s tfa, where tfa s one full adder delay. These σ values are stored n a buffer to transfer them to the correspondng stages of x/y path. Thus, the drecton of rotatons s predcted before the x/y path ntates the computaton of x/y coordnates and followng nto elmnaton of the z path. 4 ) Scale factor The scale factor of the radx- CORDIC rotator s a constant but n case of radx-4 CORDIC rotator t sn t, ths s observable from the equaton below K 1 = n/4 = σ 4 where, σ ϵ{, 1, 0, 1, }. Here, we compute K 1 only for frst + 1 = 5 teraton, as k 4 1 = becomes unty thereafter.for the present 16-bt mplementaton,t s adequate to approxmate scale 1+4 X out Y out factor for the frst 5- teratons only. Scale factor approxmaton s accomplshed n parallel wth the mcro n (5) Page
6 A New Memory Reduced Radx-4 CORDIC Processor For FFT Operaton rotatons by bottlng all possble scale factors n memory [1, 4]. From the expresson above the σ wll have three values {0, 1, 4}.And so σ can choose any one of the three values {0, 1, 4} n each teraton, thereforefor 16-bt precson actually t s requred to store 35 possble scale factors n ROM. But, we can cut down the sze of the ROM to (7*16)usng Taylor seres expanson of the scale factor. For n + 1 wth 16-bt precson, 8 the scale factors correspondng to the frst 3-teratons are obtaned from(7*16) ROM. The 7 possble values for the scale factor K 1 correspondng to the frst three teratons are computed as k 1 1 = (6) 1+σ 4 The scale factor of the radx- CORDIC rotator s a constant but n case of radx-4 CORDIC rotator t sn t, ths s observable from the equaton below K 1 = n/4 1 =0 (7) 1+σ 4 where, σ ϵ{, 1, 0, 1, }. Here, we compute K 1 only for frst + 1 = 5 teraton, as k 4 1 = becomes unty thereafter.for the present 16-bt mplementaton,t s adequate to approxmate scale 1+4 factor for the frst 5- teratons only. Scale factor approxmaton s accomplshed n parallel wth the mcro rotatons by bottlng all possble scale factors n memory [1, 4]. From the expresson above the σ wll have three values {0, 1, 4}.And so σ can choose any one of the three values {0, 1, 4} n each teraton, thereforefor 16-bt precsonactually t s requred to store 35 possble scale factors n ROM. But, we can cut down the sze of the ROM to (7*16) usng Taylor seres expanson of the scale factor. For n + 1 wth 16-bt precson, the 8 scale factors correspondng to the frst 3-teratons are obtaned from (7*16) ROM. The 7 possble values for the scale factor K 1 correspondng to the frst three teratons are computed as k 1 1 = (8) 1+σ 4 n 1 K 1 = 1 =0 k (9) where, k 1 s the scale factor for the th teraton.usng these values, the scale factors for the remanng two teratons are evaluated usng a combnatonal logc as shown n Fg.7. The scale factors for thek 1 3 andk 1 4 (remanng two teratons) are derved by executng the shft and subtracton operatons over the scale factor retreved from ROM. Ths s carred out by realzng the frst two terms of ther Taylor seres expansons. And then, the scale factor s coded usng the canoncal sgned dgt representaton to carry out the fnal multplcaton over the x coordnates. y IV. Results & Dscusson: The algorthmc verfcaton of the CORDIC algorthm s done wth mat lab tool.(verson 7.1 R011a). The new z- path elmnated memory less CORDIC arc htecture has been mplemented on the avalable xc4vfx1-1 sf363 of the Xlnx FPGA (ISE13.4). The proposed archtecture s done n Verlog. The number clock cycles requred for computaton of ths new archtecture s n/ clock cycles wth accuracy of 3 output bt precson. The latency of the system s n/ clock cycles. The throughput rate s one vald result per eght clock cycles. The total power consumpton of the new proposed mplemented archtecture s measured wth X power software (ISE 13.4). The mplemented desgn operates at MHZ of clock rate wth a power consumpton of mW. The resource utlzaton of FPGA mplementaton of new memory reduced Z- path elmnated Radx-4 CORDIC processor s shown below and t s performance comparson s shown n Table[ ] 14 Page
7 A New Memory Reduced Radx-4 CORDIC Processor For FFT Operaton θ 0.5C θ R O M θ ref θ Comparator δ k MUX δ k 1 sgn σ Buffer Fg.5 Realzaton of drecton of rotaton for an angle usng σ predcton Selected Devce : xc4vfx1 sf363-1 Number of Slces: 50 out of 547 9% Number of Slce Flp Flops: 936 out of % Number of 4 nput LUTs: 899 out of % Number used as logc: 494 Number used as Shft regsters: 405 Number of IOs: 65 Number of bonded IOBs: 63 out of 40 6% Number of GCLKs: 1 out of 3 3% Performance comparson wth [17 ] &[ 18] Parameter Ths work [17 ] [18] Target Xc4vfx1- XCV xc3s1500 Devce sf363 BG560. 4fg676 Slces LUT s Power mW 380mW Not cted 15 Page
8 A New Memory Reduced Radx-4 CORDIC Processor For FFT Operaton VI. Concluson: A new memory less Z path elmnated Radx-4 CORDIC archtecture s presented n ths paper. X and Y path ppelned and parallelsm computed work was done, also elmnates the need for storng angles to avod bottlng the twddle factor operaton n FFT.A 16 bt new radx-4 memory less Z-path elmnated CORDIC archtecture s done on FPGA platform(vrtex 4 ).The latency of the proposed archtecture s n/ clock cycles wth through put rate of one vald result per eght clock cycles. The entre new proposed archtecture operates at the clock rate of MHZ wth power consumpton of mW.The desgned speed power optmzed 16 bt memory less Z-path elmnated Radx-4 can be applcable for FFT operaton. References: [1] Sathsh Sharma, Implementaton of ParaCORDIC Algorthm and t s Applcatons n Satellte Communcaton,009. Internatonal conference n Advances n Recent n Technologes n communcaton & computng [] Meng Qan, Applcatons of CORDIC Algorthm to Neural Networks n VLSI Desgn,IMACS 006,Bejng, Chna [3] Javer Valls, The use of CORDIC n Software Defned Rados: A Tutoral, IEEE Communcatons Magazne, Sep 006 [4] Ayan Benerjee, Swapna Banerjee, FPGA realzaton of a CORDIC based FFT processor for bomedcal sgnal processng, Mcroprocessors and Mcrosystems, Feb 011. [5].Bu-chn wang Dgtal sgnal processng Technques and Applcatons n Radar Image processng. [6] Bum Skkm, Low power ppelned FFT archtecture for Synthetc Aperture Radar, IEEE 39 th Mdwest Symposum, Crcuts & Systems [7] Sadat A, FFT for hgh speed OFDM wreless multmeda system, IEEE Crcuts & Systems 001, MWSAS 001 [8] Volder, J. (1959). The CORDIC trgonometrc computng technque., IEEE Transactons on Electronc Computers [9] B. Lakshm, A.S. Dhar VLSI archtecture for low latency radx-4 CORDIC, Elsever Computers and Electrcal Engneerng, July 011 [10] francsco j. jame,enhanced scalng-free cordc, eee transactons on crcuts and systems : regular papers, vol. 57, no. 7, july 010 [11] Erdal Oruklu & Xn Xao & Jafar Sane, Reduced memory low power archtecture for CORDIC based FFT processors. J Sgn Process Syst (01) [1] Ln, C., & Wu, A. (005). Mxed-scalng rotaton CORDIC (MSRCORDIC) algorthm and archtecture for hgh- performance vector rotatonal DSP applcatons. IEE Transactons on Crcuts and Systems I, 5(011). [13] Jang, R. M. (007). An area-effcent FFT archtecture for OFDM dgtal vdeo broadcastng. IEEE Transactons on ConsumerElectroncs, 53(4), [14] Garrdo, M., & Grajal, J. (007). Effcent memory-less CORDIC for FFT Computaton. In IEEE Internatonal Conference on Acoustcs, Speech and Sgnal Processng,, ), Apr. [15] Xao, X., Oruklu, E., & Sane, J. (009). Fast memory addressng scheme for radx-4 FFT mplementaton. In IEEE InternatonalConference on Electro/Informaton Technology, EIT 009, [16] Xao, X., Oruklu, E., & Sane, J. (010) Reduced Memory Archtecture for CORDIC- based FFT. In IEEE Internatonal Symposum on Crcuts and Systems, [17] Anndya Sundar Dhar, Swapna Banerjee, Archtectural desgn and FPGA mplementaton of radx-4 CORDIC processor, Elsever, Mcroprocessors and Mcrosystems 34 (010) [18] M.G. Buddka Sumanasena, A scale factor correcton scheme for the CORDIC algorthm, IEEE Transactons on Computers 57 (8) (008) [19] Vachhan, L., Srdharan, K., Meher, P.K., "Effcent CORDIC Algorthms and Archtectures for Low Area and Hgh Throughput Implementaton," Crcuts and Systems II: Express Brefs, IEEE Transactons on Jan. 009,Volume: 56, Issue: 1 Page(s): [0] Kuhlmann M, Parh KK. P-CORDIC: A precomputaton based rotaton CORDIC algorthm. EURASIP J Appl Sgnal Process 00;9: Page
FPGA Implementation of CORDIC Algorithms for Sine and Cosine Generator
The 5th Internatonal Conference on Electrcal Engneerng and Informatcs 25 August -, 25, Bal, Indonesa FPGA Implementaton of CORDIC Algorthms for Sne and Cosne Generator Antonus P. Renardy, Nur Ahmad, Ashbr
More informationRADIX-10 PARALLEL DECIMAL MULTIPLIER
RADIX-10 PARALLEL DECIMAL MULTIPLIER 1 MRUNALINI E. INGLE & 2 TEJASWINI PANSE 1&2 Electroncs Engneerng, Yeshwantrao Chavan College of Engneerng, Nagpur, Inda E-mal : mrunalngle@gmal.com, tejaswn.deshmukh@gmal.com
More informationConditional Speculative Decimal Addition*
Condtonal Speculatve Decmal Addton Alvaro Vazquez and Elsardo Antelo Dep. of Electronc and Computer Engneerng Unv. of Santago de Compostela, Span Ths work was supported n part by Xunta de Galca under grant
More informationMallathahally, Bangalore, India 1 2
7 IMPLEMENTATION OF HIGH PERFORMANCE BINARY SQUARER PRADEEP M C, RAMESH S, Department of Electroncs and Communcaton Engneerng, Dr. Ambedkar Insttute of Technology, Mallathahally, Bangalore, Inda pradeepmc@gmal.com,
More informationFloating-Point Division Algorithms for an x86 Microprocessor with a Rectangular Multiplier
Floatng-Pont Dvson Algorthms for an x86 Mcroprocessor wth a Rectangular Multpler Mchael J. Schulte Dmtr Tan Carl E. Lemonds Unversty of Wsconsn Advanced Mcro Devces Advanced Mcro Devces Schulte@engr.wsc.edu
More informationLecture 3: Computer Arithmetic: Multiplication and Division
8-447 Lecture 3: Computer Arthmetc: Multplcaton and Dvson James C. Hoe Dept of ECE, CMU January 26, 29 S 9 L3- Announcements: Handout survey due Lab partner?? Read P&H Ch 3 Read IEEE 754-985 Handouts:
More informationFPGA Based Fixed Width 4 4, 6 6, 8 8 and Bit Multipliers using Spartan-3AN
IJCSNS Internatonal Journal of Computer Scence and Network Securty, VOL.11 No.2, February 211 61 FPGA Based Fxed Wdth 4 4, 6 6, 8 8 and 12 12-Bt Multplers usng Spartan-3AN Muhammad H. Ras and Mohamed H.
More informationNewton-Raphson division module via truncated multipliers
Newton-Raphson dvson module va truncated multplers Alexandar Tzakov Department of Electrcal and Computer Engneerng Illnos Insttute of Technology Chcago,IL 60616, USA Abstract Reducton n area and power
More informationResource Efficient Design and Implementation of Standard and Truncated Multipliers using FPGAs
Proceedngs of the World Congress on Engneerng 2011 Vol II, July 6-8, 2011, London, U.K. Resource Effcent Desgn and Implementaton of Standard and Truncated Multplers usng FPGAs Muhammad H. Ras, Member,
More informationThe Codesign Challenge
ECE 4530 Codesgn Challenge Fall 2007 Hardware/Software Codesgn The Codesgn Challenge Objectves In the codesgn challenge, your task s to accelerate a gven software reference mplementaton as fast as possble.
More informationData Representation in Digital Design, a Single Conversion Equation and a Formal Languages Approach
Data Representaton n Dgtal Desgn, a Sngle Converson Equaton and a Formal Languages Approach Hassan Farhat Unversty of Nebraska at Omaha Abstract- In the study of data representaton n dgtal desgn and computer
More informationTHE low-density parity-check (LDPC) code is getting
Implementng the NASA Deep Space LDPC Codes for Defense Applcatons Wley H. Zhao, Jeffrey P. Long 1 Abstract Selected codes from, and extended from, the NASA s deep space low-densty party-check (LDPC) codes
More informationFPGA IMPLEMENTATION OF RADIX-10 PARALLEL DECIMAL MULTIPLIER
FPGA IMPLEMENTATION OF RADIX-10 PARALLEL DECIMAL MULTIPLIER A Dssertaton Submtted In Partal Fulflment of the Requred for the Degree of MASTER OF TECHNOLOGY In VLSI Desgn Submtted By GEETA Roll no. 601361009
More informationProgramming in Fortran 90 : 2017/2018
Programmng n Fortran 90 : 2017/2018 Programmng n Fortran 90 : 2017/2018 Exercse 1 : Evaluaton of functon dependng on nput Wrte a program who evaluate the functon f (x,y) for any two user specfed values
More informationAn Optimal Algorithm for Prufer Codes *
J. Software Engneerng & Applcatons, 2009, 2: 111-115 do:10.4236/jsea.2009.22016 Publshed Onlne July 2009 (www.scrp.org/journal/jsea) An Optmal Algorthm for Prufer Codes * Xaodong Wang 1, 2, Le Wang 3,
More informationImprovement of Spatial Resolution Using BlockMatching Based Motion Estimation and Frame. Integration
Improvement of Spatal Resoluton Usng BlockMatchng Based Moton Estmaton and Frame Integraton Danya Suga and Takayuk Hamamoto Graduate School of Engneerng, Tokyo Unversty of Scence, 6-3-1, Nuku, Katsuska-ku,
More informationParallelism for Nested Loops with Non-uniform and Flow Dependences
Parallelsm for Nested Loops wth Non-unform and Flow Dependences Sam-Jn Jeong Dept. of Informaton & Communcaton Engneerng, Cheonan Unversty, 5, Anseo-dong, Cheonan, Chungnam, 330-80, Korea. seong@cheonan.ac.kr
More informationCHAPTER 4 PARALLEL PREFIX ADDER
93 CHAPTER 4 PARALLEL PREFIX ADDER 4.1 INTRODUCTION VLSI Integer adders fnd applcatons n Arthmetc and Logc Unts (ALUs), mcroprocessors and memory addressng unts. Speed of the adder often decdes the mnmum
More informationArea Efficient Self Timed Adders For Low Power Applications in VLSI
ISSN(Onlne): 2319-8753 ISSN (Prnt) :2347-6710 Internatonal Journal of Innovatve Research n Scence, Engneerng and Technology (An ISO 3297: 2007 Certfed Organzaton) Area Effcent Self Tmed Adders For Low
More informationSequential search. Building Java Programs Chapter 13. Sequential search. Sequential search
Sequental search Buldng Java Programs Chapter 13 Searchng and Sortng sequental search: Locates a target value n an array/lst by examnng each element from start to fnsh. How many elements wll t need to
More informationVirtual Memory. Background. No. 10. Virtual Memory: concept. Logical Memory Space (review) Demand Paging(1) Virtual Memory
Background EECS. Operatng System Fundamentals No. Vrtual Memory Prof. Hu Jang Department of Electrcal Engneerng and Computer Scence, York Unversty Memory-management methods normally requres the entre process
More informationAnalysis of Min Sum Iterative Decoder using Buffer Insertion
Analyss of Mn Sum Iteratve ecoder usng Buffer Inserton Saravanan Swapna M.E II year, ept of ECE SSN College of Engneerng M. Anbuselv Assstant Professor, ept of ECE SSN College of Engneerng S.Salvahanan
More informationCPE 628 Chapter 2 Design for Testability. Dr. Rhonda Kay Gaede UAH. UAH Chapter Introduction
Chapter 2 Desgn for Testablty Dr Rhonda Kay Gaede UAH 2 Introducton Dffcultes n and the states of sequental crcuts led to provdng drect access for storage elements, whereby selected storage elements are
More informationParallel Inverse Halftoning by Look-Up Table (LUT) Partitioning
Parallel Inverse Halftonng by Look-Up Table (LUT) Parttonng Umar F. Sddq and Sadq M. Sat umar@ccse.kfupm.edu.sa, sadq@kfupm.edu.sa KFUPM Box: Department of Computer Engneerng, Kng Fahd Unversty of Petroleum
More informationAccounting for the Use of Different Length Scale Factors in x, y and z Directions
1 Accountng for the Use of Dfferent Length Scale Factors n x, y and z Drectons Taha Soch (taha.soch@kcl.ac.uk) Imagng Scences & Bomedcal Engneerng, Kng s College London, The Rayne Insttute, St Thomas Hosptal,
More informationLecture 5: Multilayer Perceptrons
Lecture 5: Multlayer Perceptrons Roger Grosse 1 Introducton So far, we ve only talked about lnear models: lnear regresson and lnear bnary classfers. We noted that there are functons that can t be represented
More informationOutline. Digital Systems. C.2: Gates, Truth Tables and Logic Equations. Truth Tables. Logic Gates 9/8/2011
9/8/2 2 Outlne Appendx C: The Bascs of Logc Desgn TDT4255 Computer Desgn Case Study: TDT4255 Communcaton Module Lecture 2 Magnus Jahre 3 4 Dgtal Systems C.2: Gates, Truth Tables and Logc Equatons All sgnals
More informationAssignment # 2. Farrukh Jabeen Algorithms 510 Assignment #2 Due Date: June 15, 2009.
Farrukh Jabeen Algorthms 51 Assgnment #2 Due Date: June 15, 29. Assgnment # 2 Chapter 3 Dscrete Fourer Transforms Implement the FFT for the DFT. Descrbed n sectons 3.1 and 3.2. Delverables: 1. Concse descrpton
More informationTN348: Openlab Module - Colocalization
TN348: Openlab Module - Colocalzaton Topc The Colocalzaton module provdes the faclty to vsualze and quantfy colocalzaton between pars of mages. The Colocalzaton wndow contans a prevew of the two mages
More information2x x l. Module 3: Element Properties Lecture 4: Lagrange and Serendipity Elements
Module 3: Element Propertes Lecture : Lagrange and Serendpty Elements 5 In last lecture note, the nterpolaton functons are derved on the bass of assumed polynomal from Pascal s trangle for the fled varable.
More informationSLAM Summer School 2006 Practical 2: SLAM using Monocular Vision
SLAM Summer School 2006 Practcal 2: SLAM usng Monocular Vson Javer Cvera, Unversty of Zaragoza Andrew J. Davson, Imperal College London J.M.M Montel, Unversty of Zaragoza. josemar@unzar.es, jcvera@unzar.es,
More informationArray transposition in CUDA shared memory
Array transposton n CUDA shared memory Mke Gles February 19, 2014 Abstract Ths short note s nspred by some code wrtten by Jeremy Appleyard for the transposton of data through shared memory. I had some
More informationUsing Delayed Addition Techniques to Accelerate Integer and Floating-Point Calculations in Configurable Hardware
Draft submtted for publcaton. Please do not dstrbute Usng Delayed Addton echnques to Accelerate Integer and Floatng-Pont Calculatons n Confgurable Hardware Zhen Luo, Nonmember and Margaret Martonos, Member,
More informationA Binarization Algorithm specialized on Document Images and Photos
A Bnarzaton Algorthm specalzed on Document mages and Photos Ergna Kavalleratou Dept. of nformaton and Communcaton Systems Engneerng Unversty of the Aegean kavalleratou@aegean.gr Abstract n ths paper, a
More informationOn Reconfiguration-Oriented Approximate Adder Design and Its Application
On Reconfguraton-Orented Approxmate Adder Desgn and Its Applcaton Rong Ye, Tng Wang, Feng Yuan, Rakesh Kumar and Qang Xu Chk RElable Computng Laboratory (CRE) Department of Computer Scence & Engneerng
More informationSolving two-person zero-sum game by Matlab
Appled Mechancs and Materals Onlne: 2011-02-02 ISSN: 1662-7482, Vols. 50-51, pp 262-265 do:10.4028/www.scentfc.net/amm.50-51.262 2011 Trans Tech Publcatons, Swtzerland Solvng two-person zero-sum game by
More informationComplex Numbers. Now we also saw that if a and b were both positive then ab = a b. For a second let s forget that restriction and do the following.
Complex Numbers The last topc n ths secton s not really related to most of what we ve done n ths chapter, although t s somewhat related to the radcals secton as we wll see. We also won t need the materal
More informationCluster Analysis of Electrical Behavior
Journal of Computer and Communcatons, 205, 3, 88-93 Publshed Onlne May 205 n ScRes. http://www.scrp.org/ournal/cc http://dx.do.org/0.4236/cc.205.350 Cluster Analyss of Electrcal Behavor Ln Lu Ln Lu, School
More informationContent Based Image Retrieval Using 2-D Discrete Wavelet with Texture Feature with Different Classifiers
IOSR Journal of Electroncs and Communcaton Engneerng (IOSR-JECE) e-issn: 78-834,p- ISSN: 78-8735.Volume 9, Issue, Ver. IV (Mar - Apr. 04), PP 0-07 Content Based Image Retreval Usng -D Dscrete Wavelet wth
More information3D vector computer graphics
3D vector computer graphcs Paolo Varagnolo: freelance engneer Padova Aprl 2016 Prvate Practce ----------------------------------- 1. Introducton Vector 3D model representaton n computer graphcs requres
More informationHigh-Boost Mesh Filtering for 3-D Shape Enhancement
Hgh-Boost Mesh Flterng for 3-D Shape Enhancement Hrokazu Yagou Λ Alexander Belyaev y Damng We z Λ y z ; ; Shape Modelng Laboratory, Unversty of Azu, Azu-Wakamatsu 965-8580 Japan y Computer Graphcs Group,
More informationLow Power and Memory Efficient FFT Architecture Using Modified CORDIC Algorithm
Low Power and Memory Efficient FFT Architecture Using Modified CORDIC Algorithm 1 A.Malashri, 2 C.Paramasivam 1 PG Student, Department of Electronics and Communication K S Rangasamy College Of Technology,
More informationSupport Vector Machines
/9/207 MIST.6060 Busness Intellgence and Data Mnng What are Support Vector Machnes? Support Vector Machnes Support Vector Machnes (SVMs) are supervsed learnng technques that analyze data and recognze patterns.
More informationA Fast Content-Based Multimedia Retrieval Technique Using Compressed Data
A Fast Content-Based Multmeda Retreval Technque Usng Compressed Data Borko Furht and Pornvt Saksobhavvat NSF Multmeda Laboratory Florda Atlantc Unversty, Boca Raton, Florda 3343 ABSTRACT In ths paper,
More informationHigh resolution 3D Tau-p transform by matching pursuit Weiping Cao* and Warren S. Ross, Shearwater GeoServices
Hgh resoluton 3D Tau-p transform by matchng pursut Wepng Cao* and Warren S. Ross, Shearwater GeoServces Summary The 3D Tau-p transform s of vtal sgnfcance for processng sesmc data acqured wth modern wde
More informationPositive Semi-definite Programming Localization in Wireless Sensor Networks
Postve Sem-defnte Programmng Localzaton n Wreless Sensor etworks Shengdong Xe 1,, Jn Wang, Aqun Hu 1, Yunl Gu, Jang Xu, 1 School of Informaton Scence and Engneerng, Southeast Unversty, 10096, anjng Computer
More informationFast Color Space Transformation for Embedded Controller by SA-C Recofigurable Computing
Internatonal Journal of Informaton and Electroncs Engneerng, Vol., No., July Fast Color Space Transformaton for Embedded Controller by SA-C Recofgurable Computng Jan-Long Kuo Abstract Ths paper proposes
More informationVectorization of Image Outlines Using Rational Spline and Genetic Algorithm
01 Internatonal Conference on Image, Vson and Computng (ICIVC 01) IPCSIT vol. 50 (01) (01) IACSIT Press, Sngapore DOI: 10.776/IPCSIT.01.V50.4 Vectorzaton of Image Outlnes Usng Ratonal Splne and Genetc
More informationRandom Kernel Perceptron on ATTiny2313 Microcontroller
Random Kernel Perceptron on ATTny233 Mcrocontroller Nemanja Djurc Department of Computer and Informaton Scences, Temple Unversty Phladelpha, PA 922, USA nemanja.djurc@temple.edu Slobodan Vucetc Department
More informationAssembler. Building a Modern Computer From First Principles.
Assembler Buldng a Modern Computer From Frst Prncples www.nand2tetrs.org Elements of Computng Systems, Nsan & Schocken, MIT Press, www.nand2tetrs.org, Chapter 6: Assembler slde Where we are at: Human Thought
More informationMathematics 256 a course in differential equations for engineering students
Mathematcs 56 a course n dfferental equatons for engneerng students Chapter 5. More effcent methods of numercal soluton Euler s method s qute neffcent. Because the error s essentally proportonal to the
More information[33]. As we have seen there are different algorithms for compressing the speech. The
49 5. LD-CELP SPEECH CODER 5.1 INTRODUCTION Speech compresson s one of the mportant doman n dgtal communcaton [33]. As we have seen there are dfferent algorthms for compressng the speech. The mportant
More informationAn Accurate Evaluation of Integrals in Convex and Non convex Polygonal Domain by Twelve Node Quadrilateral Finite Element Method
Internatonal Journal of Computatonal and Appled Mathematcs. ISSN 89-4966 Volume, Number (07), pp. 33-4 Research Inda Publcatons http://www.rpublcaton.com An Accurate Evaluaton of Integrals n Convex and
More informationHybrid Non-Blind Color Image Watermarking
Hybrd Non-Blnd Color Image Watermarkng Ms C.N.Sujatha 1, Dr. P. Satyanarayana 2 1 Assocate Professor, Dept. of ECE, SNIST, Yamnampet, Ghatkesar Hyderabad-501301, Telangana 2 Professor, Dept. of ECE, AITS,
More informationThe Research of Ellipse Parameter Fitting Algorithm of Ultrasonic Imaging Logging in the Casing Hole
Appled Mathematcs, 04, 5, 37-3 Publshed Onlne May 04 n ScRes. http://www.scrp.org/journal/am http://dx.do.org/0.436/am.04.584 The Research of Ellpse Parameter Fttng Algorthm of Ultrasonc Imagng Loggng
More informationCMPS 10 Introduction to Computer Science Lecture Notes
CPS 0 Introducton to Computer Scence Lecture Notes Chapter : Algorthm Desgn How should we present algorthms? Natural languages lke Englsh, Spansh, or French whch are rch n nterpretaton and meanng are not
More informationA RECONFIGURABLE ARCHITECTURE FOR MULTI-GIGABIT SPEED CONTENT-BASED ROUTING. James Moscola, Young H. Cho, John W. Lockwood
A RECONFIGURABLE ARCHITECTURE FOR MULTI-GIGABIT SPEED CONTENT-BASED ROUTING James Moscola, Young H. Cho, John W. Lockwood Dept. of Computer Scence and Engneerng Washngton Unversty, St. Lous, MO {jmm5,
More informationParallel matrix-vector multiplication
Appendx A Parallel matrx-vector multplcaton The reduced transton matrx of the three-dmensonal cage model for gel electrophoress, descrbed n secton 3.2, becomes excessvely large for polymer lengths more
More informationA Fast Visual Tracking Algorithm Based on Circle Pixels Matching
A Fast Vsual Trackng Algorthm Based on Crcle Pxels Matchng Zhqang Hou hou_zhq@sohu.com Chongzhao Han czhan@mal.xjtu.edu.cn Ln Zheng Abstract: A fast vsual trackng algorthm based on crcle pxels matchng
More informationCompiler Design. Spring Register Allocation. Sample Exercises and Solutions. Prof. Pedro C. Diniz
Compler Desgn Sprng 2014 Regster Allocaton Sample Exercses and Solutons Prof. Pedro C. Dnz USC / Informaton Scences Insttute 4676 Admralty Way, Sute 1001 Marna del Rey, Calforna 90292 pedro@s.edu Regster
More informationLearning the Kernel Parameters in Kernel Minimum Distance Classifier
Learnng the Kernel Parameters n Kernel Mnmum Dstance Classfer Daoqang Zhang 1,, Songcan Chen and Zh-Hua Zhou 1* 1 Natonal Laboratory for Novel Software Technology Nanjng Unversty, Nanjng 193, Chna Department
More informationSecurity Enhanced Dynamic ID based Remote User Authentication Scheme for Multi-Server Environments
Internatonal Journal of u- and e- ervce, cence and Technology Vol8, o 7 0), pp7-6 http://dxdoorg/07/unesst087 ecurty Enhanced Dynamc ID based Remote ser Authentcaton cheme for ult-erver Envronments Jun-ub
More informationMultiblock method for database generation in finite element programs
Proc. of the 9th WSEAS Int. Conf. on Mathematcal Methods and Computatonal Technques n Electrcal Engneerng, Arcachon, October 13-15, 2007 53 Multblock method for database generaton n fnte element programs
More informationA Unified Framework for Semantics and Feature Based Relevance Feedback in Image Retrieval Systems
A Unfed Framework for Semantcs and Feature Based Relevance Feedback n Image Retreval Systems Ye Lu *, Chunhu Hu 2, Xngquan Zhu 3*, HongJang Zhang 2, Qang Yang * School of Computng Scence Smon Fraser Unversty
More informationA high precision collaborative vision measurement of gear chamfering profile
Internatonal Conference on Advances n Mechancal Engneerng and Industral Informatcs (AMEII 05) A hgh precson collaboratve vson measurement of gear chamferng profle Conglng Zhou, a, Zengpu Xu, b, Chunmng
More informationImproving The Test Quality for Scan-based BIST Using A General Test Application Scheme
_ Improvng The Test Qualty for can-based BIT Usng A General Test Applcaton cheme Huan-Chh Tsa Kwang-Tng Cheng udpta Bhawmk Department of ECE Bell Laboratores Unversty of Calforna Lucent Technologes anta
More informationAn Iterative Solution Approach to Process Plant Layout using Mixed Integer Optimisation
17 th European Symposum on Computer Aded Process Engneerng ESCAPE17 V. Plesu and P.S. Agach (Edtors) 2007 Elsever B.V. All rghts reserved. 1 An Iteratve Soluton Approach to Process Plant Layout usng Mxed
More informationTerm Weighting Classification System Using the Chi-square Statistic for the Classification Subtask at NTCIR-6 Patent Retrieval Task
Proceedngs of NTCIR-6 Workshop Meetng, May 15-18, 2007, Tokyo, Japan Term Weghtng Classfcaton System Usng the Ch-square Statstc for the Classfcaton Subtask at NTCIR-6 Patent Retreval Task Kotaro Hashmoto
More informationHigh level vs Low Level. What is a Computer Program? What does gcc do for you? Program = Instructions + Data. Basic Computer Organization
What s a Computer Program? Descrpton of algorthms and data structures to acheve a specfc ojectve Could e done n any language, even a natural language lke Englsh Programmng language: A Standard notaton
More informationComputational ghost imaging using a fieldprogrammable
Computatonal ghost magng usng a feldprogrammable gate array IKUO HOSHI, * TOMOYOSHI SHIMOBABA, TAKASHI KAKUE, AND TOMOYOSHI ITO 1 Graduate School of Engneerng, Chba Unversty, 1-33, Yayo-cho, Inage-ku,
More informationProblem Definitions and Evaluation Criteria for Computational Expensive Optimization
Problem efntons and Evaluaton Crtera for Computatonal Expensve Optmzaton B. Lu 1, Q. Chen and Q. Zhang 3, J. J. Lang 4, P. N. Suganthan, B. Y. Qu 6 1 epartment of Computng, Glyndwr Unversty, UK Faclty
More informationCourse Introduction. Algorithm 8/31/2017. COSC 320 Advanced Data Structures and Algorithms. COSC 320 Advanced Data Structures and Algorithms
Course Introducton Course Topcs Exams, abs, Proects A quc loo at a few algorthms 1 Advanced Data Structures and Algorthms Descrpton: We are gong to dscuss algorthm complexty analyss, algorthm desgn technques
More informationHermite Splines in Lie Groups as Products of Geodesics
Hermte Splnes n Le Groups as Products of Geodescs Ethan Eade Updated May 28, 2017 1 Introducton 1.1 Goal Ths document defnes a curve n the Le group G parametrzed by tme and by structural parameters n the
More informationNon-Split Restrained Dominating Set of an Interval Graph Using an Algorithm
Internatonal Journal of Advancements n Research & Technology, Volume, Issue, July- ISS - on-splt Restraned Domnatng Set of an Interval Graph Usng an Algorthm ABSTRACT Dr.A.Sudhakaraah *, E. Gnana Deepka,
More informationA method for real-time implementation of HOG feature extraction
Invted Paper A method for real-tme mplementaton of HO feature etracton LUO Ha-bo 134 YU Xn-rong 1345 LIU Hong-me 5 DIN Qng-ha 6 1. Shenang Insttute of Automaton Chnese Academ of Scences Shenang 110016
More informationImage Representation & Visualization Basic Imaging Algorithms Shape Representation and Analysis. outline
mage Vsualzaton mage Vsualzaton mage Representaton & Vsualzaton Basc magng Algorthms Shape Representaton and Analyss outlne mage Representaton & Vsualzaton Basc magng Algorthms Shape Representaton and
More informationRelated-Mode Attacks on CTR Encryption Mode
Internatonal Journal of Network Securty, Vol.4, No.3, PP.282 287, May 2007 282 Related-Mode Attacks on CTR Encrypton Mode Dayn Wang, Dongda Ln, and Wenlng Wu (Correspondng author: Dayn Wang) Key Laboratory
More informationEvaluation of an Enhanced Scheme for High-level Nested Network Mobility
IJCSNS Internatonal Journal of Computer Scence and Network Securty, VOL.15 No.10, October 2015 1 Evaluaton of an Enhanced Scheme for Hgh-level Nested Network Moblty Mohammed Babker Al Mohammed, Asha Hassan.
More informationLoad Balancing for Hex-Cell Interconnection Network
Int. J. Communcatons, Network and System Scences,,, - Publshed Onlne Aprl n ScRes. http://www.scrp.org/journal/jcns http://dx.do.org/./jcns.. Load Balancng for Hex-Cell Interconnecton Network Saher Manaseer,
More informationSecure and Fast Fingerprint Authentication on Smart Card
SETIT 2005 3 rd Internatonal Conference: Scences of Electronc, Technologes of Informaton and Telecommuncatons March 27-31, 2005 TUNISIA Secure and Fast Fngerprnt Authentcaton on Smart Card Y. S. Moon*,
More informationFast exponentiation via prime finite field isomorphism
Alexander Rostovtsev, St Petersburg State Polytechnc Unversty rostovtsev@sslstunevaru Fast exponentaton va prme fnte feld somorphsm Rasng of the fxed element of prme order group to arbtrary degree s the
More informationAssembler. Shimon Schocken. Spring Elements of Computing Systems 1 Assembler (Ch. 6) Compiler. abstract interface.
IDC Herzlya Shmon Schocken Assembler Shmon Schocken Sprng 2005 Elements of Computng Systems 1 Assembler (Ch. 6) Where we are at: Human Thought Abstract desgn Chapters 9, 12 abstract nterface H.L. Language
More informationR s s f. m y s. SPH3UW Unit 7.3 Spherical Concave Mirrors Page 1 of 12. Notes
SPH3UW Unt 7.3 Sphercal Concave Mrrors Page 1 of 1 Notes Physcs Tool box Concave Mrror If the reflectng surface takes place on the nner surface of the sphercal shape so that the centre of the mrror bulges
More informationAn efficient method to build panoramic image mosaics
An effcent method to buld panoramc mage mosacs Pattern Recognton Letters vol. 4 003 Dae-Hyun Km Yong-In Yoon Jong-Soo Cho School of Electrcal Engneerng and Computer Scence Kyungpook Natonal Unv. Abstract
More informationSkew Angle Estimation and Correction of Hand Written, Textual and Large areas of Non-Textual Document Images: A Novel Approach
Angle Estmaton and Correcton of Hand Wrtten, Textual and Large areas of Non-Textual Document Images: A Novel Approach D.R.Ramesh Babu Pyush M Kumat Mahesh D Dhannawat PES Insttute of Technology Research
More informationAn Application of the Dulmage-Mendelsohn Decomposition to Sparse Null Space Bases of Full Row Rank Matrices
Internatonal Mathematcal Forum, Vol 7, 2012, no 52, 2549-2554 An Applcaton of the Dulmage-Mendelsohn Decomposton to Sparse Null Space Bases of Full Row Rank Matrces Mostafa Khorramzadeh Department of Mathematcal
More informationImproved Symoblic Simulation By Dynamic Funtional Space Partitioning
Improved Symoblc Smulaton By Dynamc Funtonal Space Parttonng Tao Feng, L-.Wang, Kwang-Tng heng Department of EE, U-Santa Barbara, U.S.A tfeng,lcwang, tmcheng @ece.ucsb.edu Andy -. Ln adence Desgn Systems,
More informationLinear Hashtable Motion Estimation Algorithm for Distributed Video Processing
Lnear Hashtable Moton Estmaton Algorthm for Dstrbuted Vdeo Processng Yunsong Wu 1,, Graham Megson 1 Jangx Scence & Technology ormal Unversty anchang, Chna School of Systems Engneerng, Readng Unversty Readng,
More information6.854 Advanced Algorithms Petar Maymounkov Problem Set 11 (November 23, 2005) With: Benjamin Rossman, Oren Weimann, and Pouya Kheradpour
6.854 Advanced Algorthms Petar Maymounkov Problem Set 11 (November 23, 2005) Wth: Benjamn Rossman, Oren Wemann, and Pouya Kheradpour Problem 1. We reduce vertex cover to MAX-SAT wth weghts, such that the
More informationSome Tutorial about the Project. Computer Graphics
Some Tutoral about the Project Lecture 6 Rastersaton, Antalasng, Texture Mappng, I have already covered all the topcs needed to fnsh the 1 st practcal Today, I wll brefly explan how to start workng on
More informationAn Entropy-Based Approach to Integrated Information Needs Assessment
Dstrbuton Statement A: Approved for publc release; dstrbuton s unlmted. An Entropy-Based Approach to ntegrated nformaton Needs Assessment June 8, 2004 Wllam J. Farrell Lockheed Martn Advanced Technology
More informationSimulation Based Analysis of FAST TCP using OMNET++
Smulaton Based Analyss of FAST TCP usng OMNET++ Umar ul Hassan 04030038@lums.edu.pk Md Term Report CS678 Topcs n Internet Research Sprng, 2006 Introducton Internet traffc s doublng roughly every 3 months
More informationCost-Effective Video Filtering Solution for Real-Time Vision Systems
EURASIP Journal on Appled Sgnal Processng 2005:13, 2026 2042 c 2005 Vktor Fscher et al. Cost-Effectve Vdeo Flterng Soluton for Real-Tme Vson Systems Vktor Fscher Laboratore Tratement du Sgnal et Instrumentaton,
More informationLobachevsky State University of Nizhni Novgorod. Polyhedron. Quick Start Guide
Lobachevsky State Unversty of Nzhn Novgorod Polyhedron Quck Start Gude Nzhn Novgorod 2016 Contents Specfcaton of Polyhedron software... 3 Theoretcal background... 4 1. Interface of Polyhedron... 6 1.1.
More informationEnhanced AMBTC for Image Compression using Block Classification and Interpolation
Internatonal Journal of Computer Applcatons (0975 8887) Volume 5 No.0, August 0 Enhanced AMBTC for Image Compresson usng Block Classfcaton and Interpolaton S. Vmala Dept. of Comp. Scence Mother Teresa
More informationFeature-Area Optimization: A Novel SAR Image Registration Method
Feature-Area Optmzaton: A Novel SAR Image Regstraton Method Fuqang Lu, Fukun B, Lang Chen, Hao Sh and We Lu Abstract Ths letter proposes a synthetc aperture radar (SAR) mage regstraton method named Feature-Area
More informationWishing you all a Total Quality New Year!
Total Qualty Management and Sx Sgma Post Graduate Program 214-15 Sesson 4 Vnay Kumar Kalakband Assstant Professor Operatons & Systems Area 1 Wshng you all a Total Qualty New Year! Hope you acheve Sx sgma
More informationA MOVING MESH APPROACH FOR SIMULATION BUDGET ALLOCATION ON CONTINUOUS DOMAINS
Proceedngs of the Wnter Smulaton Conference M E Kuhl, N M Steger, F B Armstrong, and J A Jones, eds A MOVING MESH APPROACH FOR SIMULATION BUDGET ALLOCATION ON CONTINUOUS DOMAINS Mark W Brantley Chun-Hung
More informationEvaluation of Parallel Processing Systems through Queuing Model
ISSN 2278-309 Vkas Shnde, Internatonal Journal of Advanced Volume Trends 4, n Computer No.2, March Scence - and Aprl Engneerng, 205 4(2), March - Aprl 205, 36-43 Internatonal Journal of Advanced Trends
More informationQuality Improvement Algorithm for Tetrahedral Mesh Based on Optimal Delaunay Triangulation
Intellgent Informaton Management, 013, 5, 191-195 Publshed Onlne November 013 (http://www.scrp.org/journal/m) http://dx.do.org/10.36/m.013.5601 Qualty Improvement Algorthm for Tetrahedral Mesh Based on
More information