Recent R&D Results on a Pixel Detector for Belle. Gary S. Varner University of Hawai, i SVD Upgrades October 23, 2000
|
|
- Ezra Reeves
- 5 years ago
- Views:
Transcription
1 Recent R&D Results on a Pixel Detector for Belle Gary S. Varner University of Hawai, i SVD Upgrades October 23, 2000
2 Presentation Outline Sensor fabrication A dedicated Belle planar sensor has been in SNF for a few months Hopefully available in a month or two, personnel/equipment dependent XTEST2 Testing Brief review of concept Test results and problems Resubmission as XTEST2A, due early Nov. Bump-bonding Testing Global tender for thin, tight-pitch bump bonding (50x100um) results for 100µm,100µm sensor/electronics pairs new concepts for interconnect technology Thinning Thinned and Bumped Devices Results of tests Important enabling technology 1
3 Enabling Technologies: MEMS Micro-Electro- Mech Structures 2
4 Detector Results - sensitivity Slow amp. readout Excellent resolution Energy deposition largely contained within a single drift cell though electrodes of finite extent, efficient Q acq. 3
5 Results - Leakage Current Excellent performance at LHC doses: Respectable plateau at tolerable leakage current comparable ATLAS planar sensor difficult to deplete with 600V 4
6 Readout Electronics progress Gaining experience in design/test of XTEST2, a pixel upgrade effort: Pixel size # Pixel (total) Sensor thickness Constraints : Smallest pixel thin sensor low power Heat disp./ cell DELPHI 330x330µm 1.2M 300µm 40µW WA97 50x500µm 1.2M 300µm ATLAS 50x400µm 105M µm 50µW CMS 150µm 2 56M µm 60µW ALICE 50x300µm 15.7M 150µm 30µW BTeV 50x300µm 60M 300µm <40µW Belle 40x60µm 3.8M 100µm <1µW LC-PMpix 100x100µm 2.3M µm Exploring the envelope in small pixel readout 5
7 XTEST2 Design Concept Simple readout structure Decent performance w/o pre-amp (see below) Comparator powering during encoding 5-bit Wilkenson encoding (1mV/µs ~ 40µs) After encoding, fast LVDS data transfer out 6
8 Expected Performance Results for 100µm thick 7
9 Interconnect Concerns Excellent SNR and Timing However, interconnect issues: 8
10 XTEST2 Prototype Fabrication Radiation test structures 16x24 Array LVDS Driver 20µm bump pads Alignment Test 100 µm 50 µm 90µm 2 wire bond pads 5-bit Graycode Counter
11 XTEST2 Initial Prototype Gray-code Counter 16x24 Array of pixels: LVDS Drivers 100 µm Rad-test structures 50 µm To test feasibility, a prototype (XTEST2) was fabricated in HP0.5µm Jan-Apr 00 10
12 XTEST2 Test Set-up LVDS CPU ECL / 2366 XTEST2 chip 11
13 Problems 1: Gray-code Counter 12
14 Problems 2: LVDS Driver No connect HS LVDS test circuit also showed dynamic FF unexpected behavior, required redesign no obvious problems with LVDS driver itself 13
15 XTEST2 Radiation Results Radiation hardness consistent with T ox Quite adequate total dose performance 14
16 Comparator Performance 1M, 10pF load Active FET probe, 0.1pF load Performance better than expected decent switching low bias current good match to SPICE simulation 15
17 XTEST2 Performance Results Test Results: 2 of 3 analog issues comparator works LVDS/readout testing inhibited XTEST2A Submitted 8/7 better DRC/SPICE chips in early Nov. Complete LVS check 16
18 SPICE Sim.: front-to-back 17
19 XTEST2A Encoding 18
20 Bump Bonding Tests Global tender: only 2 companies willing to work with thin devices: AIT (Hong Kong) GEC-Marconi (U.K.) GEC withdrew ARO Concern for LHC community also Bonded both 300µm and 100µm thick devices 19
21 Bump Bonding Results (1) Sample measurement : 20
22 Bump bonding Results(2) 21
23 Bump bonding Summary Problems encountered with 50x100µm Loose Indium? Bad UBM? misalignment Probably no problem for 100x100µm We continue to seek other solutions 22
24 Thinning bumped: Edge guard Utilize Xe-F etcher to thin If can protect the sides (e.g. with photoresist), metal/others OK 23
25 Thinning (after bonding) Utilize Xe-F etcher to thin Initial tests leave room for improvement in uniformity, but solutions being sought: 24
26 Thinning Thickness Summary Despite some problems with uniformity Allows bump-bonding of thick devices Can thin electronics extremely thin uniformity problems may have easy solution 25
27 Thinning Summary Despite some problems with mechanical uniformity No obvious changes to electrical properties Any changes probably due to mis-handling 26
28 Summary R&D into technologies proceeding well: Have established Radiation tolerant processes for both sensor and readout electronics Many basic issues addressed with XTEST2 Developing experience at handling interconnect issues Plans Sensor prototype available in 1-2 months Next version readout electronics (XTEST2A) ready for test in about a month first prototype system mid next year 27
Expected feedback from 3D for SLHC Introduction. LHC 14 TeV pp collider at CERN start summer 2008
Introduction LHC 14 TeV pp collider at CERN start summer 2008 Gradual increase of luminosity up to L = 10 34 cm -2 s -1 in 2008-2011 SLHC - major increase of luminosity up to L = 10 35 cm -2 s -1 in 2016-2017
More informationThe Phase-2 ATLAS ITk Pixel Upgrade
The Phase-2 ATLAS ITk Pixel Upgrade T. Flick (University of Wuppertal) - on behalf of the ATLAS collaboration 14th Topical Seminar on Innovative Particle and Radiation Detectors () 03.-06. October 2016
More informationPrototype Opto Chip Results
Prototype Opto Chip Results K.K. Gan, H.P. Kagan, R.D. Kass, J. Moore, S. Smith The Ohio State University Nov 5, 2008 K.K. Gan ATLAS Tracker Upgrade Workshop 1 Outline Introduction VCSEL driver chip PIN
More informationQuad Module Hybrid Development for the ATLAS Pixel Layer Upgrade
Quad Module Hybrid Development for the ATLAS Pixel Layer Upgrade Lawrence Berkeley National Lab E-mail: kedunne@lbl.gov Maurice Garcia-Sciveres, Timon Heim Lawrence Berkeley National Lab, Berkeley, USA
More informationDetector R&D at the LCFI Collaboration
LCFI Overview Detector R&D at the LCFI Collaboration (Bristol U, Oxford U, Lancaster U, Liverpool U, RAL) Konstantin Stefanov on behalf of the LCFI collaboration LCWS2005, Stanford, 18-22 March 2005 Introduction
More informationUpdate: Lambda project
Update: Lambda project Sabine Lange Detector Group DESY meeting, May 29-31, 2012 s1 Lambda project About Lambda: 2 x 6 3 chips (~28 x 85mm) high frame rate (8 read out lines, 2kHz readout) 10 gigabit Ethernet
More informationThin n-in-p planar pixel modules for the ATLAS upgrade at HL-LHC
Thin n-in-p planar pixel modules for the ATLAS upgrade at HL-LHC A. Macchiolo, J. Beyer, A. La Rosa, R. Nisius, N. Savic Max-Planck-Institut für Physik, Munich 8 th International Workshop on Semiconductor
More informationCharged particle detection performances of CMOS Pixel Sensors designed in a 0.18 µm CMOS process based on a high resistivity epitaxial layer
Charged particle detection performances of CMOS Pixel Sensors designed in a 0.18 µm CMOS process based on a high resistivity epitaxial layer Jérôme Baudot on behalf of the PICSEL team of IPHC-Strasbourg
More informationIrradiation Results and Transmission on Small Cables/Fiber
Irradiation Results and Transmission on Small Cables/Fiber W. Fernando, K.K. Gan, A. Law, H.P. Kagan, R.D. Kass, A. Rau, S. Smith The Ohio State University M.R.M. Lebbai, P.L. Skubic University of Oklahoma
More informationOptimization of thin n-in-p planar pixel modules for the ATLAS upgrade at HL-LHC arxiv: v1 [physics.ins-det] 12 Jan 2017
Prepared for submission to JINST 8th International Workshop on Semiconductor Pixel Detectors for Particles and Imaging. 5-9 September 26 Sestri Levante Optimization of thin n-in-p planar pixel modules
More informationRadiation-Hard/High-Speed Parallel Optical Links
Radiation-Hard/High-Speed Parallel Optical Links K.K. Gan, H. Kagan, R. Kass, J. Moore, D.S. Smith The Ohio State University P. Buchholz, M. Ziolkowski Universität Siegen July 3, 2013 K.K. Gan RD13 1 Outline
More informationPackaging of Selected Advanced Logic in 2x and 1x nodes. 1 I TechInsights
Packaging of Selected Advanced Logic in 2x and 1x nodes 1 I TechInsights Logic: LOGIC: Packaging of Selected Advanced Devices in 2x and 1x nodes Xilinx-Kintex 7XC 7 XC7K325T TSMC 28 nm HPL HKMG planar
More informationBoth equations are solved using a finite differences (iterative relaxation) method, which takes some time to converge.
WEIGHTFIELD 2D Silicon Strip Detector Simulation V0.04 14 November 2011 markus.friedl@oeaw.ac.at Abstract WEIGHTFIELD is a program that allows simulating a silicon strip detector in two dimensions (crosssection).
More informationVersatile Link and GBT Chipset Production
and GBT Chipset Production Status, Issues Encountered, and Lessons Learned Lauri Olanterä on behalf of the and GBT projects Radiation Hard Optical Link Architecture: VL and GBT GBT GBT Timing & Trigger
More informationPSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012
PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012 PSEC-4 ASIC: design specs LAPPD Collaboration Designed to sample & digitize fast pulses (MCPs): Sampling rate capability > 10GSa/s Analog bandwidth
More informationEndcap Modules for the ATLAS SemiConductor Tracker
Endcap Modules for the ATLAS SemiConductor Tracker RD3, Firenze, September 29 th, 23 Richard Nisius (MPI Munich) nisius@mppmu.mpg.de (For the ATLAS-SCT Collaboration) The plan of this presentation Introduction
More informationElectron detector(s) decision to proceed with 2 detectors
Electron detector(s) decision to proceed with 2 detectors Direct hit detector (DH1K) reciprocal space Fast application (DH80K) real space imaging Thin nonlinear DEPFETs Thin (nonlinear) Fast DEPFETs Thin
More informationValidation of the front-end electronics and firmware for LHCb vertex locator.
Validation of the front-end electronics and firmware for LHCb vertex locator. Antonio Fernández Prieto Universidade de santiago de compostela, Spain E-mail: antonio.fernandez.prieto@cern.ch Pablo Vázquez
More informationGLAST. Prototype Tracker Tower Construction Status
Prototype Tracker Tower Construction Status June 22, 1999 R.P. Johnson Santa Cruz Institute for Particle Physics University of California at Santa Cruz 1 1 11 2 3 5 4 Prototype Tracker Tower Configuration
More informationPackaging for parallel optical interconnects with on-chip optical access
Packaging for parallel optical interconnects with on-chip optical access I. INTRODUCTION Parallel optical interconnects requires the integration of lasers and detectors directly on the CMOS chip. In the
More information8/3/2016. Outline. The EPID Strikes Back: Future EPID Technology and Applications. Active Matrix Flat-Panel Imagers (AMFPIs)
8//6 The EPID Strikes Back: Future EPID Technology and Applications Larry E. Antonuk Department of Radiation Oncology University of Michigan, Ann Arbor Acknowledgements: Youcef El-Mohri, Qihua Zhao (U.
More informationMulti-Die Packaging How Ready Are We?
Multi-Die Packaging How Ready Are We? Rich Rice ASE Group April 23 rd, 2015 Agenda ASE Brief Integration Drivers Multi-Chip Packaging 2.5D / 3D / SiP / SiM Design / Co-Design Challenges: an OSAT Perspective
More informationGLAST Silicon Microstrip Tracker Status
R.P. Johnson Santa Cruz Institute for Particle Physics University of California at Santa Cruz Mechanical Design Detector Procurement Work list for the Prototype Tracker Construction. ASIC Development Hybrids
More informationAdditional Slides for Lecture 17. EE 271 Lecture 17
Additional Slides for Lecture 17 Advantages/Disadvantages of Wire Bonding Pros Cost: cheapest packages use wire bonding Allows ready access to front side of die for probing Cons Relatively high inductance
More informationATLAS ITk Strip Module Production
ATLAS ITk Strip Module Production Xin SHI On behalf of the IHEP/THU ATLAS ITk Group 23 December 2017 CMS 27 km LHCb ALICE ATLAS. 2 LHC Point 1: The ATLAS Experiment The ATLAS Collaboration 3000 Members
More informationIntegrated CMOS sensor technologies for the CLIC tracker
Integrated CMOS sensor technologies for the CLIC tracker Magdalena Munker (CERN, University of Bonn) On behalf of the collaboration International Conference on Technology and Instrumentation in Particle
More informationA Configurable Radiation Tolerant Dual-Ported Static RAM macro, designed in a 0.25 µm CMOS technology for applications in the LHC environment.
A Configurable Radiation Tolerant Dual-Ported Static RAM macro, designed in a 0.25 µm CMOS technology for applications in the LHC environment. 8th Workshop on Electronics for LHC Experiments 9-13 Sept.
More informationProduction and Quality Assurance of Detector Modules for the LHCb Silicon Tracker
Production and Quality Assurance of Detector Modules for the LHCb Silicon Tracker Olaf Steinkamp for Dmytro Volyanskyy Physik-Institut der Universität Zürich 10th ICATPP Conference on Astroparticle, Particle,
More informationRadiation-Hard ASICS for Optical Data Transmission in the First Phase of the LHC Upgrade
Radiation-Hard ASICS for Optical Data Transmission in the First Phase of the LHC Upgrade A. Adair, W. Fernando, K.K. Gan, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, S. Smith, M. Strang The
More informationDesign Status of the CERN-SRAM macrocell
Design Status of the CERN-SRAM macrocell IBM 0.25 µm User Group Meeting Imperial College, London June 2002 KLOUKINAS Kostas EP/CME-PS CERN-SRAM specifications Scalable Design Configurable Bit organization
More informationDetector Control LHC
Detector Control Systems @ LHC Matthias Richter Department of Physics, University of Oslo IRTG Lecture week Autumn 2012 Oct 18 2012 M. Richter (UiO) DCS @ LHC Oct 09 2012 1 / 39 Detectors in High Energy
More informationTSV Test. Marc Loranger Director of Test Technologies Nov 11 th 2009, Seoul Korea
TSV Test Marc Loranger Director of Test Technologies Nov 11 th 2009, Seoul Korea # Agenda TSV Test Issues Reliability and Burn-in High Frequency Test at Probe (HFTAP) TSV Probing Issues DFT Opportunities
More informationQuilt Packaging Microchip Interconnect Technology
Quilt Packaging Microchip Interconnect Technology 18 November 2012 Jason M. Kulick President, Co-Founder Indiana Integrated Circuits, LLC Overview Introduction to IIC Quilt Packaging (QP) Concept Electrical
More informationModules and Front-End Electronics Developments for the ATLAS ITk Strips Upgrade
Modules and Front-End Electronics Developments for the ATLAS ITk Strips Upgrade Carlos García Argos, on behalf of the ATLAS ITk Collaboration University of Freiburg International Conference on Technology
More informationATLAS IBL Pixel Module Assembly. ATLAS IBL Pixel Module Assembly. ATU-SYS-AN Modified: 02/04/2013 Rev. No.:5
ATLAS IBL Pixel Module Assembly ATLAS Project Document No: Institute Document No. Created: 31/05/12 Page: 1 of 13 ATU-SYS-AN-0001 1221780 Modified: 02/04/2013 Rev. No.:5 ATLAS IBL Pixel Module Assembly
More informationMCC-DSM Specifications
DETECTOR CHIP BUMP ELECTRONIC CHIP MCC Design Group Receiver Issue: Revision: 0.1 Reference: ATLAS ID-xx Created: 30 September 2002 Last modified: 7 October 2002 03:18 Edited By: R. Beccherle and G. Darbo
More informationQuilt Packaging For Power Electronics
Quilt Packaging For Power Electronics 21 March 2013 Jason M. Kulick President, Co-Founder Indiana Integrated Circuits, LLC Overview Introduction Quilt Packaging (QP) technology Concept Examples Advantages
More informationNon-contact Test at Advanced Process Nodes
Chris Sellathamby, J. Hintzke, B. Moore, S. Slupsky Scanimetrics Inc. Non-contact Test at Advanced Process Nodes June 8-11, 8 2008 San Diego, CA USA Overview Advanced CMOS nodes are a challenge for wafer
More informationResults on Array-based Opto-Links
Results on Array-based Opto-Links, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, D. Pignotti, S. Smith, M. Strang The Ohio State University P. Buchholz, A. Wiese, M. Ziolkowski Universität
More informationThe World s Smallest Displacement Sensor!!
Compact laser displacement sensor Series FASTUS is new product brand name from Optex-FA The World s Smallest Displacement!! Innovative size! Built-in controller Performance Fits in any machine 4 Digit
More informationLecture 20: Package, Power, and I/O
Introduction to CMOS VLSI Design Lecture 20: Package, Power, and I/O David Harris Harvey Mudd College Spring 2004 1 Outline Packaging Power Distribution I/O Synchronization Slide 2 2 Packages Package functions
More informationAMchip architecture & design
Sezione di Milano AMchip architecture & design Alberto Stabile - INFN Milano AMchip theoretical principle Associative Memory chip: AMchip Dedicated VLSI device - maximum parallelism Each pattern with private
More informationTechSearch International, Inc.
Silicon Interposers: Ghost of the Past or a New Opportunity? Linda C. Matthew TechSearch International, Inc. www.techsearchinc.com Outline History of Silicon Carriers Thin film on silicon examples Multichip
More informationTracker Optical Link Upgrade Options and Plans
Tracker Optical Link Upgrade Options and Plans K.K. Gan The Ohio State University July 19, 2005 K.K. Gan ATLAS Tracker Upgrade Workshop 1 Outline current pixel/strip opto-links lessons learned upgrade
More informationPrototyping of large structures for the Phase-II upgrade of the pixel detector of the ATLAS experiment
Prototyping of large structures for the Phase-II upgrade of the pixel detector of the ATLAS experiment Diego Alvarez Feito CERN EP-DT On Behalf of the ATLAS Collaboration 2017 IEEE NSS and MIC 26/10/2017
More informationAdvanced CSP & Turnkey Solutions. Fumio Ohyama Tera Probe, Inc.
Advanced CSP & Turnkey Solutions Fumio Ohyama Tera Probe, Inc. Tera Probe - Corporate Overview 1. Company : Tera Probe, Inc. 2. Founded : August, 2005 3. Capital : Approx. USD118.2 million (as of March
More informationEECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration
1 EECS 598: Integrating Emerging Technologies with Computer Architecture Lecture 10: Three-Dimensional (3D) Integration Instructor: Ron Dreslinski Winter 2016 University of Michigan 1 1 1 Announcements
More informationFirst Operational Experience from the LHCb Silicon Tracker
First Operational Experience from the LHCb Silicon Tracker 7 th International Hiroshima Symposium on Development and Application of Semiconductor Tracking Devices The LHCb Silicon Tracker Installation
More informationDatasheet ADVAPIX TPX3. Version Datasheet. Model No.: APXMD3-Xxx170704
Datasheet ADVAPIX TPX3 Version 1.0 - Datasheet Model No.: APXMD3-Xxx170704 Datasheet Device Parameters The ADVAPIX TPX3 modules were designed with special emphasis to performance and versatility which
More informationATLAS Dr. C. Lacasta, Dr. C. Marinas
ATLAS Dr. C. Lacasta, Dr. C. Marinas cmarinas@uni-bonn.de 1 http://www.atlas.ch/multimedia/# Why? In particle physics, the processes occur on a scale that is either too brief or too small to be observed
More informationProbing 25µm-diameter micro-bumps for Wide-I/O 3D SICs
The International Magazine for the Semiconductor Packaging Industry Volume 18, Number 1 January February 2014 Probing 25µm-diameter micro-bumps for Wide-I/O 3D SICs Page 20 3D ICs The future of interposers
More informationConstruction of the Phase I upgrade of the CMS pixel detector
Forward Pixel Barrel Pixel TECHNOLOGY AND INSTRUMENTATION IN PARTICLE PHYSICS 2017, May 22-26, 2017 Construction of the Phase I upgrade of the CMS pixel detector Satoshi Hasegawa Fermi National Accelerator
More information3D technology for Advanced Medical Devices Applications
3D technology for Advanced Medical Devices Applications By, Dr Pascal Couderc,Jerome Noiray, Dr Christian Val, Dr Nadia Boulay IMAPS MEDICAL WORKSHOP DECEMBER 4 & 5,2012 P.COUDERC 3D technology for Advanced
More informationFABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication
More informationDevelopment of CMOS Pixel sensors (CPS) for vertex detectors in present and future collider experiments
14th ICATPP Conference, 23-27 September 2013 Development of CMOS Pixel sensors (CPS) for vertex detectors in present and future collider experiments Auguste Besson On behalf of IPHC-Strasbourg group (CNRS
More informationSmallest RISC-V Device for Next-Generation Edge Computing
Smallest RISC-V Device for Next-Generation Edge Computing 1 Seiji Munetoh 1, Chitra K Subramanian 2, Arun Paidimarri 2, Yasuteru Kohda 1 IBM Research Tokyo 1 & T.J. Watson Research Center 2 Processor chip
More informationASI128MC Pro Manual. Revision 1.1 Mar, 2018
Revision 1.1 Mar, 2018 All materials related to this publication are subject to change without notice and its copyright totally belongs to Suzhou ZWO CO.,LTD. 1 Table of Contents... 1 1. Instruction...
More informationedram to the Rescue Why edram 1/3 Area 1/5 Power SER 2-3 Fit/Mbit vs 2k-5k for SRAM Smaller is faster What s Next?
edram to the Rescue Why edram 1/3 Area 1/5 Power SER 2-3 Fit/Mbit vs 2k-5k for SRAM Smaller is faster What s Next? 1 Integrating DRAM and Logic Integrate with Logic without impacting logic Performance,
More informationEmbedded UTCP interposers for miniature smart sensors
Embedded UTCP interposers for miniature smart sensors T. Sterken 1,2, M. Op de Beeck 2, Tom Torfs 2, F. Vermeiren 1,2, C. Van Hoof 2, J. Vanfleteren 1,2 1 CMST (affiliated with Ugent and IMEC), Technologiepark
More informationAn Overview of Standard Cell Based Digital VLSI Design
An Overview of Standard Cell Based Digital VLSI Design With examples taken from the implementation of the 36-core AsAP1 chip and the 1000-core KiloCore chip Zhiyi Yu, Tinoosh Mohsenin, Aaron Stillmaker,
More informationCantilever Based Ultra Fine Pitch Probing
Cantilever Based Ultra Fine Pitch Probing Christian Leth Petersen Peter Folmer Nielsen Dirch Petersen SouthWest Test Workshop San Diego, June 2004 1 About CAPRES Danish MEMS probe & interfacing venture
More informationSilicon pixel R&D for the CLIC detector
-Conf-6-7 3 December 6 Silicon pixel R&D for the CLIC detector D. Hynds ) On behalf of the collaboration CERN, Switzerland Abstract The physics aims at the future CLIC high-energy linear e + e collider
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Outline (approximate) Introduction and Motivation The VLSI Design Process Details of the MOS Transistor Device Fabrication Design Rules CMOS
More informationMicraGEM-Si A flexible process platform for complex MEMS devices
MicraGEM-Si A flexible process platform for complex MEMS devices By Dean Spicer, Jared Crawford, Collin Twanow, and Nick Wakefield Introduction MicraGEM-Si is a process platform for MEMS prototyping and
More informationLevel-1 Data Driver Card of the ATLAS New Small Wheel Upgrade Compatible with the Phase II 1 MHz Readout
Level-1 Data Driver Card of the ATLAS New Small Wheel Upgrade Compatible with the Phase II 1 MHz Readout Panagiotis Gkountoumis National Technical University of Athens Brookhaven National Laboratory On
More informationThermal Considerations in Package Stacking and Advanced Module Technology
Thermal Considerations in Package Stacking and Advanced Module Technology Ulrich Hansen, Director of Marketing, Staktek February 16, 2006 Continued drive to increase sub-system density, functionality and
More informationWafer Probe card solutions
Wafer Probe card solutions Innovative Solutions to Test Chips in the Semiconductor Industry Our long term experience in the electronic industry and our strong developing and process teams are inspired
More informationChapter 1 Introduction
Chapter 1 Introduction 1.1 MOTIVATION 1.1.1 LCD Industry and LTPS Technology [1], [2] The liquid-crystal display (LCD) industry has shown rapid growth in five market areas, namely, notebook computers,
More informationFPC Window Mesh Effect and its Correction
Chapter 6 FPC Window Mesh Effect and its Correction Ping Zhao 6.1 Introduction During the HRMA calibration, the HXDA Flow Proportional Counters (FPC) were filled with P10 gas (90% Ar + 10% CH 4 ) with
More informationTetra-Lateral PSD s. Position Sensing Detectors (PSD)
Tetra-Lateral PSD s Position Sensing Detectors (PSD) Tetra-lateral position sensing detectors are manufactured with one single resistive layer for both one and two dimensional measurements. They feature
More informationAn integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping
An integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping Yuan-Ping Tseng/ An-Hong Liu TD center ChipMOS Technologies Inc. June 5, 2001 1
More informationDFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group
I N V E N T I V E DFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group Moore s Law & More : Tall And Thin More than Moore: Diversification Moore s
More informationElectron and Photon Reconstruction and Identification with the ATLAS Detector
Electron and Photon Reconstruction and Identification with the ATLAS Detector IPRD10 S12 Calorimetry 7th-10th June 2010 Siena, Italy Marine Kuna (CPPM/IN2P3 Univ. de la Méditerranée) on behalf of the ATLAS
More informationAutomated Probe-Mark Analysis
Automated Probe-Mark Analysis Cheng-Wen Wu Ferenc Fodor Erik Jan Marinissen Overview 1. Introduction 2. Automated Probe Mark Recognition 3. Area of the Probe Mark 4. Results 5. Robustness of the algorithm
More informationDirect Attach ViProbe Series Probe Cards for Wafer Test
Direct Attach ViProbe Series Probe Cards for Wafer Test Probe Cards Direct Attach ViProbe Series FEINMETALL Direct Attach ViProbe Series represents a technology in advanced wafer probing. Our Direct Attach
More informationControl slice prototypes for the ALICE TPC detector
Control slice prototypes for the ALICE TPC detector S.Popescu 1, 3, A.Augustinus 1, L.Jirdén 1, U.Frankenfeld 2, H.Sann 2 1 CERN, Geneva, Switzerland, 2 GSI, Darmstadt, Germany, 3 NIPN E, Bucharest, Romania
More informationBringing 3D Integration to Packaging Mainstream
Bringing 3D Integration to Packaging Mainstream Enabling a Microelectronic World MEPTEC Nov 2012 Choon Lee Technology HQ, Amkor Highlighted TSV in Packaging TSMC reveals plan for 3DIC design based on silicon
More informationLEON3-Fault Tolerant Design Against Radiation Effects ASIC
LEON3-Fault Tolerant Design Against Radiation Effects ASIC Microelectronic Presentation Days 3 rd Edition 7 March 2007 Table of Contents Page 2 Project Overview Context Industrial Organization LEON3-FT
More informationUltra-thin Capacitors for Enabling Miniaturized IoT Applications
Ultra-thin Capacitors for Enabling Miniaturized IoT Applications Fraunhofer Demo Day, Oct 8 th, 2015 Konrad Seidel, Fraunhofer IPMS-CNT 10/15/2015 1 CONTENT Why we need thin passive devices? Integration
More informationElectronics on the detector Mechanical constraints: Fixing the module on the PM base.
PID meeting Mechanical implementation ti Electronics architecture SNATS upgrade proposal Christophe Beigbeder PID meeting 1 Electronics is split in two parts : - one directly mounted on the PM base receiving
More informationAn overview of standard cell based digital VLSI design
An overview of standard cell based digital VLSI design Implementation of the first generation AsAP processor Zhiyi Yu and Tinoosh Mohsenin VCL Laboratory UC Davis Outline Overview of standard cellbased
More informationMixed-Signal. From ICs to Systems. Mixed-Signal solutions from Aeroflex Colorado Springs. Standard products. Custom ASICs. Mixed-Signal modules
A passion for performance. Mixed-Signal solutions from Aeroflex Colorado Springs Standard products Custom ASICs Mixed-Signal modules Circuit card assemblies Mixed-Signal From ICs to Systems RadHard ASICs
More informationChallenges of Integration of Complex FHE Systems. Nancy Stoffel GE Global Research
Challenges of Integration of Complex FHE Systems Nancy Stoffel GE Global Research Products drive requirements to sub-systems, components and electronics GE PRODUCTS CTQs: SWaP, $$, operating environment,
More informationAnalysis of Crosstalk in HgCdTe based Vertical Photoconductive LWIR Detector Arrays
Sensors & Transducers, Vol. 54, ssue 7, July 203, pp. 38-42 Sensors & Transducers 203 by FSA http://www.sensorsportal.com Analysis of Crosstalk in HgCdTe based Vertical Photoconductive LWR Detector Arrays
More informationRadiation Abort Policy
Radiation Abort Policy My completely unbiased summary Fair and Balanced (TM) Talks from Maarten, Brian, Gabrielle, Michael, Toru, Witold, Tanja, John and plenty of discussion during and after the talks
More information3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA
3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA OUTLINE 3D Application Drivers and Roadmap 3D Stacked-IC Technology 3D System-on-Chip: Fine grain partitioning Conclusion
More informationPackage (1C) Young Won Lim 3/20/13
Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published
More informationOverview of the Baseline Design
Overview of the Baseline Design 16 towers, each with 37 cm 37 cm of Si 18 x,y planes per tower 19 tray structures 12 with 2.5% X 0 Pb on bottom 4 with 25% X 0 Pb on bottom 2 with no converter Every other
More informationFrom 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon. CEA. All rights reserved
From 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon Agenda Introduction 2,5D: Silicon Interposer 3DIC: Wide I/O Memory-On-Logic 3D Packaging: X-Ray sensor Conclusion
More informationPackage (1C) Young Won Lim 3/13/13
Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published
More informationCMS Strip Tracker R&D
CMS Alexander Dierlamm for the CMS TK collaboration INSTITUT FÜR EXPERIMENTELLE KERNPHYSIK Image credit: Andre Holzner KIT The Research University in the Helmholtz Association www.kit.edu Baseline Layout
More informationSMAFTI Package Technology Features Wide-Band and Large-Capacity Memory
SMAFTI Package Technology Features Wide-Band and Large-Capacity Memory KURITA Yoichiro, SOEJIMA Koji, KAWANO Masaya Abstract and NEC Corporation have jointly developed an ultra-compact system-in-package
More informationUpgrading the ATLAS Tile Calorimeter electronics
ITIM Upgrading the ATLAS Tile Calorimeter electronics Gabriel Popeneciu, on behalf of the ATLAS Tile Calorimeter System INCDTIM Cluj Napoca, Romania Gabriel Popeneciu PANIC 2014, Hamburg 26th August 2014
More informationInterpolating Silicon Photomultipliers
Interpolating Silicon Photomultipliers Peter Fischer, Heidelberg University, Germany (Presenter) Claudio Piemonte, FBK, Italy We present the novel Interpolating Silicon PhotoMultiplier (ISiPM) topology
More informationCurrent status of SOI / MPU and ASIC development for space
The 23rd Microelectronics Workshop Current status of SOI / MPU and ASIC development for space Nov. 11 th 2010 Electronic Devices and Materials Group Aerospace Research and Development Directorate, JAXA
More informationI/O Choices for the ATLAS. Insertable B Layer (IBL) Abstract. Contact Person: A. Grillo
I/O Choices for the ATLAS Insertable B Layer (IBL) ATLAS Upgrade Document No: Institute Document No. Created: 14/12/2008 Page: 1 of 2 Modified: 8/01/2009 Rev. No.: 1.00 Abstract The ATLAS Pixel System
More informationMiniaturized Wireless Sensing for Process Monitoring
Miniaturized Wireless Sensing for Process Monitoring Prof. Brian Otis, Prof. Babak Parviz University of Washington Electrical Engineering Department Seattle, WA, USA Outline Motivation: inexpensive, microscale
More informationTES Detectors (and SQUID Muxes) at NIST
TES Detectors (and SQUID Muxes) at NIST Gene Hilton Kent Irwin William Duncan National Institute of Standards and Technology Boulder, Colorado December 13, 2006 Quantum Sensors Project Jim Beall Randy
More informationTHERMAL EXPLORATION AND SIGN-OFF ANALYSIS FOR ADVANCED 3D INTEGRATION
THERMAL EXPLORATION AND SIGN-OFF ANALYSIS FOR ADVANCED 3D INTEGRATION Cristiano Santos 1, Pascal Vivet 1, Lee Wang 2, Michael White 2, Alexandre Arriordaz 3 DAC Designer Track 2017 Pascal Vivet Jun/2017
More informationPRODUCTION OF ULTRA-FLAT SEMICONDUCTOR WAFER SUBSTRATES USING ADVANCED OPTICAL LENS POLISHING TECHNOLOGY
PRODUCTION OF ULTRA-FLAT SEMICONDUCTOR WAFER SUBSTRATES USING ADVANCED OPTICAL LENS POLISHING TECHNOLOGY / Slide 1 IQBAL (IZZY) BANSAL ASML HOLDING (NV) iqbalbansal@asml.com JANUARY 10, 2009
More information