Accelerating Storage with RDMA Max Gurtovoy Mellanox Technologies
|
|
- Alisha Lewis
- 5 years ago
- Views:
Transcription
1 Acceleating Stoage with RDMA Max Gutovoy Mellanox Technologies 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 1
2 What is RDMA? Remote Diect Memoy Access - povides the ability to pefom a diect memoy access (DMA) fom one compute into to anothe without involving eithe one's OS/CPU. Was ceated in 1999 (implementations: infiniband, RoCE, iwarp) Main chaacteistics: High Bandwidth Low latency Zeo copy (CPU offload) Hadwae based data tansfes Kenel bypass Diect access to HW fo use-level applications QOS Asynchonous tansactions 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 2
3 RDMA pimitives QP (Queue-Pai) send & ecv queues, with vaious tanspot sevices, used fo posting wok equests to the HW: RC (Reliable Connected) ~=TCP UD (Uneliable Datagam) ~= UDP UC (Uneliable Connected) RD (Reliable Datagam) defined by spec but no yet implemented CQ ( Queue) used fo epoting wok equests completions to the host MR (Memoy Region) Descibes a memoy aea, with the elevant pemissions, accessible fo RMDA fom the device. PD (Potection Domain) povides an association between QPs/MRs/MWs fo enabling and contolling HCA access to host memoy. Pogamming Model Vebs 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 3
4 RDMA opeations Messaging: RECV: post a buffe fo incoming data SEND: send a buffe to a emote pee (who posted a RECV buffe fo it in advance) REG_MR: memoy egistation fo RDMA opeations One-sided: RDMA_WRITE: copy a local buffe (descibed by MR-L) to a emote buffe (MR-R) RDMA_READ: copy a emote buffe (descibed by MR-R) to a local buffe (MR-L) 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 4
5 Memoy egistation So why we need to egiste memoy? Avoid data couption Potect fom unauthoized access Map the addesses to DMA language (PCI space) 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 5
6 Use Fast Memoy Registation Memoy egistation is a heavy opeation (allocations, pinning, tanslation, FW commands ) In the kenel (iser/srp/nvme-of ) we always eceive the buffe fom the use. Use allocate a buffe Use open a file (block device o file system) Use call syscall ead/wite(buffe) à the ULP sees this as a bio o as an sg list. - Pinning the buffe was done by the block laye (no need to take cae of data couption) One should use a special wok equest (WR) to make it fast Use pe-allocated MR Only DMA map the SG list and update the HW memoy management tables - Using ib_sge object that epesents a vitually contiguous buffe using (key, addes, length) tuple 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 6
7 Why Should We Cae About RDMA? Because Faste Stoage Needs a Faste Netwok (not only in HPC)!!! 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 7
8 Vaiety of RDMA Stoage Potocols 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 8
9 Potocol Deep Dive NVMe/NVMe-oF Shae NVMe SSDs with multiple seves Bette utilization, capacity, ack space, powe Scalability management NVMe ove Fabics standad Vesion 1.0 completed in June 2016 High pefomance access to emote SSD (not only SSD) RDMA potocol is pat of the standad (e.g. keyed SGLs) Also FC and TCP (in pogess) Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 9
10 NVMe-oF Exchange Model Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 10
11 NVMe and NVMe-oF/RDMA Fit Togethe Well Netwok Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 11
12 Example: NVMe-oF Potocol (Wite) Host Registe Memoy (get MR) Post SEND caying Command Capsule (CC) that contains SQE (Submission Queue Enty) and keyed SGL. Subsystem Upon RCV Allocate Memoy fo Data Post RDMA READ to fetch data Upon READ Post command to backing stoe Upon SSD completion Send NVMe-oF Response Capsule (RC) Fee memoy Upon SEND Fee CC and completion esouces Fee send buffe Fee data buffe NVMe Initiato Post Send (CC) RNIC Send Command Capsule Ack RDMA Read Read esponse fist Read esponse last Send Response Capsule Ack RNIC Post Send (Read data) Post Send (RC) NVMe Taget Allocate memoy fo data Registe to the RNIC Post NVMe command Wait fo completion Fee allocated memoy Fee Receive buffe Fee send buffe 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 12
13 Example: NVMe-oF Potocol (Read) Host Registe memoy (get MR) Post SEND caying Command Capsule (CC) that contains SQE (Submission Queue Enty) and keyed SGL. Subsystem Upon RCV Allocate Memoy fo Data Post command to backing stoe Upon SSD completion Post RDMA Wite to wite data back to host Send NVMe-oF Response Capsule (RC) Upon SEND Fee memoy Fee CC and completion esouces Fee send buffe NVMe Initiato Post Send (CC) RNIC Send Command Capsule Ack Wite fist Wite last Ack Send Response Capsule Ack RNIC NVMe Taget Post Send (Wite data) Post Send (RC) Post NVMe command Wait fo completion Fee eceive buffe Fee allocated buffe Fee send buffe 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 13
14 Example: NVMe-oF Potocol (Wite IN-Capsule) Host Post SEND caying Command Capsule (CC) that contains SQE (Submission Queue Enty) and data. Useful fo small IO (Cuently up to 4k) Subsystem Upon RCV Allocate Memoy fo Data Upon SSD completion Send NVMe-oF Response Capsule (RC) Fee memoy Upon SEND Fee RC and completion esouces Fee send buffe NVMe Initiato Post Send (CC) RNIC Send Command Capsule Ack Send Response Capsule Ack RNIC Post Send (RC) NVMe Taget Post NVMe command Wait fo completion Fee eceive buffe Fee send buffe 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 14
15 Challenges?! Pefomance Same as DAS Reduce memoy foot pint Shae esouces Scale Data is gowing We must have a ulta fast netwok Save $$$ Build systems with cheape CPU/HW Save CPU cycles Offload data path by HW High availability multipathing 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 15
16 NVMe-oF/RDMA has Geat Pefomance! 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 16
17 Can we do bette? Yes we can!! Cuently WIP in Linux Inteupt/completion modeation (AKA coalescing): A technique in which events would nomally tigge a HW inteupt ae held back, eithe until a cetain amount of wok is pending, o a timeout time tigges Registe non contiguous buffe using indiect MR The use can povide an iovec whee each enty has its own length We can t assume use buffes consists of full pages We don t want the block laye to use bounce buffes save CPU cycles Use HW that suppots indiection in MM table 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 17
18 ConnectX-4 (and above) devices suppots indiection Implemented in iser SRP/NVMe-oF patches submitted Use IB_MR_TYPE_SG_GAPS Please Ty it!! 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 18
19 Reducing Memoy foot pint by using SRQs SRQ stands fo Shaed Receive Queue QPs/Connections ae cheap, Receive buffes ae not! Solution: Shae eceive buffeing esouces between QPs Accoding to the paallelism equied by the application Locality of completions scalability NVMe-oF implementation today uses 1 SRQ pe HCA Lock contention in the data path No paallelism Bette to use SRQ pe coe o pe completion vecto (MSI-X) We have submitted patches to fix pefomance in Linux please ty! 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 19
20 Save CPU by using NVMe-oF Taget Offload NVMe-oF is built on top of RDMA Tanspot communication in hadwae NVMe-oF taget offload enable the NVMe hosts to access the emote NVMe devices w/o any CPU pocessing By offloading the entie NVMe-oF data path Encap/Decap NVMe-oF <-> NVMe is done by the adapte with 0% CPU CPU is available fo othe applications Easy configuation: echo 1 >.../subsystems/<subsys>/att_offload Admin opeations ae maintained in softwae IOPs with 0% CPU (512B IO ead) Connectx MIOPs Bluefield SoC 7.5 MIOPs Upsteam submission TBD Cuently available in MLNX_OFED package Linux fok is available: Save $$$ - NVMe-oF taget systems can use cheape CPUs Host Root Complex and Memoy Subsystem NVMe IO NVMe ove Fabics Taget Offload RDMA Tanspot RNIC Netwok Admin 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 20
21 NVMe-oF Taget non-offload data path 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 21
22 NVMe-oF Taget offload data path 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 22
23 RDMA Block based stoage potocols in Linux Featue NVMe-oF iser SRP Fast memoy egistation V V V Indiect memoy egistation WIP V WIP SRQ V V SRQ pe coe WIP Remote Mkey invalidation V V Block MQ V V RoCE suppot V V WIP Use space tools nvmecli/nvmetcli iscsiadm/tagetcli sp_daemon/tagetcli High availability dm-multipath/nvme-multipath dm-multipath dm-multipath T10-PI V Use space open souce taget SPDK TGT 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 23
24 Thanks! 2018 Stoage Develope Confeence EMEA. Mellanox Technologies. All Rights Reseved. 24
Persistent Memory what developers need to know Mark Carlson Co-chair SNIA Technical Council Toshiba
Pesistent Memoy what developes need to know Mak Calson Co-chai SNIA Technical Council Toshiba 2018 Stoage Develope Confeence EMEA. All Rights Reseved. 1 Contents Welcome Pesistent Memoy Oveview Non-Volatile
More information2017 Storage Developer Conference. Mellanox Technologies. All Rights Reserved.
Ethernet Storage Fabrics Using RDMA with Fast NVMe-oF Storage to Reduce Latency and Improve Efficiency Kevin Deierling & Idan Burstein Mellanox Technologies 1 Storage Media Technology Storage Media Access
More informationMultidimensional Testing
Multidimensional Testing QA appoach fo Stoage netwoking Yohay Lasi Visuality Systems 1 Intoduction Who I am Yohay Lasi, QA Manage at Visuality Systems Visuality Systems the leading commecial povide of
More informationIP Multicast Simulation in OPNET
IP Multicast Simulation in OPNET Xin Wang, Chien-Ming Yu, Henning Schulzinne Paul A. Stipe Columbia Univesity Reutes Depatment of Compute Science 88 Pakway Dive South New Yok, New Yok Hauppuage, New Yok
More informationConfiguring RSVP-ATM QoS Interworking
Configuing RSVP-ATM QoS Intewoking Last Updated: Januay 15, 2013 This chapte descibes the tasks fo configuing the RSVP-ATM QoS Intewoking featue, which povides suppot fo Contolled Load Sevice using RSVP
More information! "# $ $ %&&' Thanks and enjoy! JFK/KWR. All material copyright J.F Kurose and K.W. Ross, All Rights Reserved 5: DataLink Layer 5-1
A note on the use of these ppt slides: We e making these slides feely available to all (faculty, students, eades). They e in PowePoint fom so you can add, modify, and delete slides (including this one)
More informationLecture 8 Introduction to Pipelines Adapated from slides by David Patterson
Lectue 8 Intoduction to Pipelines Adapated fom slides by David Patteson http://www-inst.eecs.bekeley.edu/~cs61c/ * 1 Review (1/3) Datapath is the hadwae that pefoms opeations necessay to execute pogams.
More informationThe Processor: Improving Performance Data Hazards
The Pocesso: Impoving Pefomance Data Hazads Monday 12 Octobe 15 Many slides adapted fom: and Design, Patteson & Hennessy 5th Edition, 2014, MK and fom Pof. May Jane Iwin, PSU Summay Pevious Class Pipeline
More informationUCB CS61C : Machine Structures
inst.eecs.bekeley.edu/~cs61c UCB CS61C : Machine Stuctues Lectue SOE Dan Gacia Lectue 28 CPU Design : Pipelining to Impove Pefomance 2010-04-05 Stanfod Reseaches have invented a monitoing technique called
More informationCAM I/O Scheduler. Netflix, Inc. AsiaBSDCon 2015
CAM I/O Schedule ワーナーラーシュ フーメー Netflix, Inc. AsiaBSDCon 2015 東京 2015 年 4 月 15 日 http://people.feebsd.og/~imp/asiabsdcon2015/iosched-slides.pdf http://people.feebsd.og/~imp/asiabsdcon2015/pape.pdf Outline
More informationAny modern computer system will incorporate (at least) two levels of storage:
1 Any moden compute system will incopoate (at least) two levels of stoage: pimay stoage: andom access memoy (RAM) typical capacity 32MB to 1GB cost pe MB $3. typical access time 5ns to 6ns bust tansfe
More informationYou Are Here! Review: Hazards. Agenda. Agenda. Review: Load / Branch Delay Slots 7/28/2011
CS 61C: Geat Ideas in Compute Achitectue (Machine Stuctues) Instuction Level Paallelism: Multiple Instuction Issue Guest Lectue: Justin Hsia Softwae Paallel Requests Assigned to compute e.g., Seach Katz
More informationModule 6 STILL IMAGE COMPRESSION STANDARDS
Module 6 STILL IMAE COMPRESSION STANDARDS Lesson 17 JPE-2000 Achitectue and Featues Instuctional Objectives At the end of this lesson, the students should be able to: 1. State the shotcomings of JPE standad.
More informationCOSC 6385 Computer Architecture. - Pipelining
COSC 6385 Compute Achitectue - Pipelining Sping 2012 Some of the slides ae based on a lectue by David Culle, Pipelining Pipelining is an implementation technique wheeby multiple instuctions ae ovelapped
More informationUser Visible Registers. CPU Structure and Function Ch 11. General CPU Organization (4) Control and Status Registers (5) Register Organisation (4)
PU Stuctue and Function h Geneal Oganisation Registes Instuction ycle Pipelining anch Pediction Inteupts Use Visible Registes Vaies fom one achitectue to anothe Geneal pupose egiste (GPR) ata, addess,
More informationCOEN-4730 Computer Architecture Lecture 2 Review of Instruction Sets and Pipelines
1 COEN-4730 Compute Achitectue Lectue 2 Review of nstuction Sets and Pipelines Cistinel Ababei Dept. of Electical and Compute Engineeing Maquette Univesity Cedits: Slides adapted fom pesentations of Sudeep
More informationCENG 3420 Computer Organization and Design. Lecture 07: MIPS Processor - II. Bei Yu
CENG 3420 Compute Oganization and Design Lectue 07: MIPS Pocesso - II Bei Yu CEG3420 L07.1 Sping 2016 Review: Instuction Citical Paths q Calculate cycle time assuming negligible delays (fo muxes, contol
More information1.3 Multiplexing, Time-Switching, Point-to-Point versus Buses
http://achvlsi.ics.foth.g/~kateveni/534 1.3 Multiplexing, Time-Switching, Point-to-Point vesus Buses n R m Aggegation (multiplexing) Distibution (demultiplexing) Simplest Netwoking, like simplest pogamming:
More informationA Novel Parallel Deadlock Detection Algorithm and Architecture
A Novel Paallel Deadlock Detection Aloithm and Achitectue Pun H. Shiu 2, Yudon Tan 2, Vincent J. Mooney III {ship, ydtan, mooney}@ece.atech.ed }@ece.atech.edu http://codesin codesin.ece.atech.eduedu,2
More informationLecture #22 Pipelining II, Cache I
inst.eecs.bekeley.edu/~cs61c CS61C : Machine Stuctues Lectue #22 Pipelining II, Cache I Wiewold cicuits 2008-7-29 http://www.maa.og/editoial/mathgames/mathgames_05_24_04.html http://www.quinapalus.com/wi-index.html
More informationA Memory Efficient Array Architecture for Real-Time Motion Estimation
A Memoy Efficient Aay Achitectue fo Real-Time Motion Estimation Vasily G. Moshnyaga and Keikichi Tamau Depatment of Electonics & Communication, Kyoto Univesity Sakyo-ku, Yoshida-Honmachi, Kyoto 66-1, JAPAN
More informationUsing SPEC SFS with the SNIA Emerald Program for EPA Energy Star Data Center Storage Program Vernon Miller IBM Nick Principe Dell EMC
Using SPEC SFS with the SNIA Emeald Pogam fo EPA Enegy Sta Data Cente Stoage Pogam Venon Mille IBM Nick Pincipe Dell EMC v6 Agenda Backgound on SNIA Emeald/Enegy Sta fo block Intoduce NAS/File test addition;
More informationComputer Architecture. Pipelining and Instruction Level Parallelism An Introduction. Outline of This Lecture
Compute Achitectue Pipelining and nstuction Level Paallelism An ntoduction Adapted fom COD2e by Hennessy & Patteson Slide 1 Outline of This Lectue ntoduction to the Concept of Pipelined Pocesso Pipelined
More informationCENG 3420 Lecture 07: Pipeline
CENG 3420 Lectue 07: Pipeline Bei Yu byu@cse.cuhk.edu.hk CENG3420 L07.1 Sping 2017 Outline q Review: Flip-Flop Contol Signals q Pipeline Motivations q Pipeline Hazads q Exceptions CENG3420 L07.2 Sping
More informationComputer Science 141 Computing Hardware
Compute Science 141 Computing Hadwae Fall 2006 Havad Univesity Instucto: Pof. David Books dbooks@eecs.havad.edu [MIPS Pipeline Slides adapted fom Dave Patteson s UCB CS152 slides and May Jane Iwin s CSE331/431
More informationThe Internet Ecosystem and Evolution
The Intenet Ecosystem and Evolution Contents Netwok outing: basics distibuted/centalized, static/dynamic, linkstate/path-vecto inta-domain/inte-domain outing Mapping the sevice model to AS-AS paths valley-fee
More informationDYNAMIC STORAGE ALLOCATION. Hanan Samet
ds0 DYNAMIC STORAGE ALLOCATION Hanan Samet Compute Science Depatment and Cente fo Automation Reseach and Institute fo Advanced Compute Studies Univesity of Mayland College Pak, Mayland 07 e-mail: hjs@umiacs.umd.edu
More informationLecture Topics ECE 341. Lecture # 12. Control Signals. Control Signals for Datapath. Basic Processing Unit. Pipelining
EE 341 Lectue # 12 Instucto: Zeshan hishti zeshan@ece.pdx.edu Novembe 10, 2014 Potland State Univesity asic Pocessing Unit ontol Signals Hadwied ontol Datapath contol signals Dealing with memoy delay Pipelining
More informationPipes, connections, channels and multiplexors
Pipes, connections, channels and multiplexos Fancisco J. Ballesteos ABSTRACT Channels in the style of CSP ae a poeful abstaction. The ae close to pipes and connections used to inteconnect system and netok
More informationRBAC Tutorial. Brad Spengler Open Source Security, Inc. Locaweb
RBAC Tutoial Bad Spengle Open Souce Secuity, Inc. Locaweb - 2012 Oveview Why Access Contol? Goals Achitectue Implementation Lookup example Subject example Questions/Requests Why Access Contol? Access Contol
More informationTHE THETA BLOCKCHAIN
THE THETA BLOCKCHAIN Theta is a decentalized video steaming netwok, poweed by a new blockchain and token. By Theta Labs, Inc. Last Updated: Nov 21, 2017 esion 1.0 1 OUTLINE Motivation Reputation Dependent
More informationPrioritized Traffic Recovery over GMPLS Networks
Pioitized Taffic Recovey ove GMPLS Netwoks 2005 IEEE. Pesonal use of this mateial is pemitted. Pemission fom IEEE mu be obtained fo all othe uses in any cuent o futue media including epinting/epublishing
More informationdc - Linux Command Dc may be invoked with the following command-line options: -V --version Print out the version of dc
- CentOS 5.2 - Linux Uses Guide - Linux Command SYNOPSIS [-V] [--vesion] [-h] [--help] [-e sciptexpession] [--expession=sciptexpession] [-f sciptfile] [--file=sciptfile] [file...] DESCRIPTION is a evese-polish
More informationGCC-AVR Inline Assembler Cookbook Version 1.2
GCC-AVR Inline Assemble Cookbook Vesion 1.2 About this Document The GNU C compile fo Atmel AVR isk pocessos offes, to embed assembly language code into C pogams. This cool featue may be used fo manually
More informationIS-IS Protocol Hardware Implementation for VPN Solutions
IS-IS Potocol Hadwae Implementation fo VPN Solutions MOHAMED ABOU-GABAL, RAYMOND PETERKIN, DAN IONESCU School of Infomation Technology and Engineeing (SITE) Univesity of Ottawa 161 Louis Pasteu, P.O. Box
More informationAdvances in Automobile Engineering
nadvances in Automobile E gineeing ISSN: 2167-7670 Advances in Automobile Engineeing Kabi, 2012, 1:3 DOI: 10.4172/2167-7670.1000101 Reseach Aticle Open Access Netwok Achitectue of a Moden Automotive Infotainment
More informationANALYTIC PERFORMANCE MODELS FOR SINGLE CLASS AND MULTIPLE CLASS MULTITHREADED SOFTWARE SERVERS
ANALYTIC PERFORMANCE MODELS FOR SINGLE CLASS AND MULTIPLE CLASS MULTITHREADED SOFTWARE SERVERS Daniel A Menascé Mohamed N Bennani Dept of Compute Science Oacle, Inc Geoge Mason Univesity 1211 SW Fifth
More informationMULTI-AGENT SYSTEM FOR NETWORK ATTACK DETECTION
Intenational Jounal of Civil Engineeing and Technology (IJCIET) Volume 9, Issue 6, June 2018, pp. 279 286, Aticle ID: IJCIET_09_06_032 Available online at http://www.iaeme.com/ijciet/issues.asp?jtype=ijciet&vtype=9&itype=6
More informationDYNAMIC STORAGE ALLOCATION. Hanan Samet
ds0 DYNAMIC STORAGE ALLOCATION Hanan Samet Compute Science Depatment and Cente fo Automation Reseach and Institute fo Advanced Compute Studies Univesity of Mayland College Pak, Mayland 074 e-mail: hjs@umiacs.umd.edu
More informationAn Improved Resource Reservation Protocol
Jounal of Compute Science 3 (8: 658-665, 2007 SSN 549-3636 2007 Science Publications An mpoved Resouce Resevation Potocol Desie Oulai, Steven Chambeland and Samuel Piee Depatment of Compute Engineeing
More informationAdministrivia. CMSC 411 Computer Systems Architecture Lecture 5. Data Hazard Even with Forwarding Figure A.9, Page A-20
Administivia CMSC 411 Compute Systems Achitectue Lectue 5 Basic Pipelining (cont.) Alan Sussman als@cs.umd.edu as@csu dedu Homewok poblems fo Unit 1 due today Homewok poblems fo Unit 3 posted soon CMSC
More informationModeling a shared medium access node with QoS distinction
Modeling a shaed medium access node with QoS distinction Matthias Gies, Jonas Geutet Compute Engineeing and Netwoks Laboatoy (TIK) Swiss Fedeal Institute of Technology Züich CH-8092 Züich, Switzeland email:
More informationEXPERIENCES WITH NVME OVER FABRICS
13th ANNUAL WORKSHOP 2017 EXPERIENCES WITH NVME OVER FABRICS Parav Pandit, Oren Duer, Max Gurtovoy Mellanox Technologies [ 31 March, 2017 ] BACKGROUND: NVME TECHNOLOGY Optimized for flash and next-gen
More informationCS 61C: Great Ideas in Computer Architecture. Pipelining Hazards. Instructor: Senior Lecturer SOE Dan Garcia
CS 61C: Geat Ideas in Compute Achitectue Pipelining Hazads Instucto: Senio Lectue SOE Dan Gacia 1 Geat Idea #4: Paallelism So9wae Paallel Requests Assigned to compute e.g. seach Gacia Paallel Theads Assigned
More informationSIMOCODE pro. Motor Management and Control Devices. SIMOCODE pro for Modbus RTU. Answers for industry. Edition 04/2015
SIMOCODE po Moto Management and Contol Devices SIMOCODE po fo Modbus RTU Geätehandbuch Configuation Manual Edition 04/2015 Answes fo industy. Intoduction 1 System configuation and commissioning with RTU
More informationChapter 4 (Part III) The Processor: Datapath and Control (Pipeline Hazards)
Chapte 4 (Pat III) The Pocesso: Datapath and Contol (Pipeline Hazads) 陳瑞奇 (J.C. Chen) 亞洲大學資訊工程學系 Adapted fom class notes by Pof. M.J. Iwin, PSU and Pof. D. Patteson, UCB 1 吃感冒藥副作用怎麼辦? http://big5.sznews.com/health/images/attachement/jpg/site3/20120319/001558d90b3310d0c1683e.jpg
More informationa Not yet implemented in current version SPARK: Research Kit Pointer Analysis Parameters Soot Pointer analysis. Objectives
SPARK: Soot Reseach Kit Ondřej Lhoták Objectives Spak is a modula toolkit fo flow-insensitive may points-to analyses fo Java, which enables expeimentation with: vaious paametes of pointe analyses which
More information14th ANNUAL WORKSHOP 2018 NVMF TARGET OFFLOAD. Liran Liss. Mellanox Technologies. April 2018
14th ANNUAL WORKSHOP 2018 NVMF TARGET OFFLOAD Liran Liss Mellanox Technologies April 2018 AGENDA Introduction NVMe NVMf NVMf target driver Offload model Verbs interface Status 2 OpenFabrics Alliance Workshop
More informationIP Network Design by Modified Branch Exchange Method
Received: June 7, 207 98 IP Netwok Design by Modified Banch Method Kaiat Jaoenat Natchamol Sichumoenattana 2* Faculty of Engineeing at Kamphaeng Saen, Kasetsat Univesity, Thailand 2 Faculty of Management
More informationDesign considerations for an educational time-sharing system
Design consideations fo an educational time-shaing system by ROBERT F. HARGRAVES, JR. Datmouth College Hanove, New Hampshie and ANDREWG. STEPHENSON Time-Shae Copoation Hanove, New Hampshie INTRODUCTION
More informationEE 6900: Interconnection Networks for HPC Systems Fall 2016
EE 6900: Inteconnection Netwoks fo HPC Systems Fall 2016 Avinash Kaanth Kodi School of Electical Engineeing and Compute Science Ohio Univesity Athens, OH 45701 Email: kodi@ohio.edu 1 Acknowledgement: Inteconnection
More informationReview: Moore s Law. EECS 252 Graduate Computer Architecture Lecture 2. Review: Joy s Law in ManyCore world. Bell s Law new class per decade
EECS 252 Gaduate Compute Achitectue Lectue 2 ℵ 0 Review of Instuction Sets, Pipelines, and Caches Januay 26 th, 2009 Review Mooe s Law John Kubiatowicz Electical Engineeing and Compute Sciences Univesity
More informationi-pcgrid Workshop 2016 April 1 st 2016 San Francisco, CA
i-pcgrid Wokshop 2016 Apil 1 st 2016 San Fancisco, CA Liang Min* Eddy Banks, Bian Kelley, Met Kokali, Yining Qin, Steve Smith, Philip Top, and Caol Woodwad *min2@llnl.gov, 925-422-1187 LDRD 13-ERD-043
More informationCS 2461: Computer Architecture 1 Program performance and High Performance Processors
Couse Objectives: Whee ae we. CS 2461: Pogam pefomance and High Pefomance Pocessos Instucto: Pof. Bhagi Naahai Bits&bytes: Logic devices HW building blocks Pocesso: ISA, datapath Using building blocks
More informationIntroduction To Pipelining. Chapter Pipelining1 1
Intoduction To Pipelining Chapte 6.1 - Pipelining1 1 Mooe s Law Mooe s Law says that the numbe of pocessos on a chip doubles about evey 18 months. Given the data on the following two slides, is this tue?
More informationCISC 662 Graduate Computer Architecture Lecture 6 - Hazards
CISC 662 Gaduate Compute Achitectue Lectue 6 - Hazads Michela Taufe http://www.cis.udel.edu/~taufe/teaching/cis662f07 Powepoint Lectue Notes fom John Hennessy and David Patteson s: Compute Achitectue,
More informationGARBAGE COLLECTION METHODS. Hanan Samet
gc0 GARBAGE COLLECTION METHODS Hanan Samet Compute Science Depatment and Cente fo Automation Reseach and Institute fo Advanced Compute Studies Univesity of Mayland College Pak, Mayland 07 e-mail: hjs@umiacs.umd.edu
More informationSPDK China Summit Ziye Yang. Senior Software Engineer. Network Platforms Group, Intel Corporation
SPDK China Summit 2018 Ziye Yang Senior Software Engineer Network Platforms Group, Intel Corporation Agenda SPDK programming framework Accelerated NVMe-oF via SPDK Conclusion 2 Agenda SPDK programming
More informationXFVHDL: A Tool for the Synthesis of Fuzzy Logic Controllers
XFVHDL: A Tool fo the Synthesis of Fuzzy Logic Contolles E. Lago, C. J. Jiménez, D. R. López, S. Sánchez-Solano and A. Baiga Instituto de Micoelectónica de Sevilla. Cento Nacional de Micoelectónica, Edificio
More informationConversion Functions for Symmetric Key Ciphers
Jounal of Infomation Assuance and Secuity 2 (2006) 41 50 Convesion Functions fo Symmetic Key Ciphes Deba L. Cook and Angelos D. Keomytis Depatment of Compute Science Columbia Univesity, mail code 0401
More informationReview from last lecture
CSE820 Gaduate Compute Achitectue Week 3 Pefomance + Pipeline Review Based on slides by David Patteson Review fom last lectue Tacking and extapolating technology pat of achitect s esponsibility Expect
More informationMonitors. Lecture 6. A Typical Monitor State. wait(c) Signal and Continue. Signal and What Happens Next?
Monitos Lectue 6 Monitos Summay: Last time A combination of data abstaction and mutual exclusion Automatic mutex Pogammed conditional synchonisation Widely used in concuent pogamming languages and libaies
More informationCommunication module System Manual Part 9
Communication module 70.4040 System Manual Pat 9 Contents 1 Intoduction 3 1.1 Peface... 3 1.2 Type designation... 4 2 Indications and contols 5 3 Integated functions 7 3.1 Oveview... 7 3.2 Outputs...
More informationECE331: Hardware Organization and Design
ECE331: Hadwae Oganization and Design Lectue 16: Pipelining Adapted fom Compute Oganization and Design, Patteson & Hennessy, UCB Last time: single cycle data path op System clock affects pimaily the Pogam
More informationCS 61C: Great Ideas in Computer Architecture Instruc(on Level Parallelism: Mul(ple Instruc(on Issue
CS 61C: Geat Ideas in Compute Achitectue Instuc(on Level Paallelism: Mul(ple Instuc(on Issue Instuctos: Kste Asanovic, Randy H. Katz hbp://inst.eecs.bekeley.edu/~cs61c/fa12 1 Paallel Requests Assigned
More informationGetting Started PMW-EX1/PMW-EX3. 1 Rotate the grip with the RELEASE button pressed. Overview. Connecting the Computer and PMW-EX1/EX3
A PMW-EX1/PMW-EX3 Getting Stated Oveview This document descibes how to use the XDCAM EX Vesion Up Tool (heeafte Vesion Up Tool ) to upgade the PMW-EX1 and PMW-EX3 to vesion 1.20 (PMW-EX1) o vesion 1.10
More informationThe Exascale Architecture
The Exascale Architecture Richard Graham HPC Advisory Council China 2013 Overview Programming-model challenges for Exascale Challenges for scaling MPI to Exascale InfiniBand enhancements Dynamically Connected
More informationCSE4201. Computer Architecture
CSE 4201 Compute Achitectue Pof. Mokhta Aboelaze Pats of these slides ae taken fom Notes by Pof. David Patteson at UCB Outline MIPS and instuction set Simple pipeline in MIPS Stuctual and data hazads Fowading
More informationCMCS Mohamed Younis CMCS 611, Advanced Computer Architecture 1
CMCS 611-101 Advanced Compute Achitectue Lectue 6 Intoduction to Pipelining Septembe 23, 2009 www.csee.umbc.edu/~younis/cmsc611/cmsc611.htm Mohamed Younis CMCS 611, Advanced Compute Achitectue 1 Pevious
More informationExploring non-typical memcache architectures for decreased latency and distributed network usage.
Syacuse Univesity SURFACE Electical Engineeing and Compute Science Technical Repots College of Engineeing and Compute Science 9-5-20 Exploing non-typical memcache achitectues fo deceased latency and distibuted
More informationHigh performance CUDA based CNN image processor
High pefomance UDA based NN image pocesso GEORGE VALENTIN STOIA, RADU DOGARU, ELENA RISTINA STOIA Depatment of Applied Electonics and Infomation Engineeing Univesity Politehnica of Buchaest -3, Iuliu Maniu
More informationRT-WLAN: A Soft Real-Time Extension to the ORiNOCO Linux Device Driver
1 RT-WLAN: A Soft Real-Time Extension to the ORiNOCO Linux Device Dive Amit Jain Daji Qiao Kang G. Shin The Univesity of Michigan Ann Abo, MI 4819, USA {amitj,dqiao,kgshin@eecs.umich.edu Abstact The cuent
More informationAPPLICATION OF STRUCTURED QUEUING NETWORKS IN QOS ESTIMITION OF TELECOMMUNICATION SERVICE
APPLICATION OF STRUCTURED QUEUING NETWORKS IN QOS ESTIMITION OF TELECOMMUNICATION SERVICE 1 YAROSLAVTSEV A.F., 2 Al-THUNEIBAT S.A., 3 AL TAWALBEH N.A 1 Depatment of Netwoking, SSUTI, Novosibisk, Russia
More information# $!$ %&&' Thanks and enjoy! JFK/KWR. All material copyright J.F Kurose and K.W. Ross, All Rights Reserved
A note on the use of these ppt slides: We e making these slides feely available to all (faculty, students, eades). They e in PowePoint fom so you can add, modify, and delete slides (including this one)
More informationAutomatically Testing Interacting Software Components
Automatically Testing Inteacting Softwae Components Leonad Gallaghe Infomation Technology Laboatoy National Institute of Standads and Technology Gaithesbug, MD 20899, USA lgallaghe@nist.gov Jeff Offutt
More informationZiye Yang. NPG, DCG, Intel
Ziye Yang NPG, DCG, Intel Agenda What is SPDK? Accelerated NVMe-oF via SPDK Conclusion 2 Agenda What is SPDK? Accelerated NVMe-oF via SPDK Conclusion 3 Storage Performance Development Kit Scalable and
More informationThe Java Virtual Machine. Compiler construction The structure of a frame. JVM stacks. Lecture 2
Compile constuction 2009 Lectue 2 Code geneation 1: Geneating code The Java Vitual Machine Data types Pimitive types, including intege and floating-point types of vaious sizes and the boolean type. The
More informationCommunication vs Distributed Computation: an alternative trade-off curve
Communication vs Distibuted Computation: an altenative tade-off cuve Yahya H. Ezzeldin, Mohammed amoose, Chistina Fagouli Univesity of Califonia, Los Angeles, CA 90095, USA, Email: {yahya.ezzeldin, mkamoose,
More informationNVMe over Fabrics support in Linux Christoph Hellwig Sagi Grimberg
NVMe over Fabrics support in Linux Christoph Hellwig Sagi Grimberg 2016 Storage Developer Conference. Insert Your Company Name. All Rights Reserved. NVMe over Fabrics: the beginning Early 2014 demo apparently
More informationAdvanced Computer Networks. End Host Optimization
Oriana Riva, Department of Computer Science ETH Zürich 263 3501 00 End Host Optimization Patrick Stuedi Spring Semester 2017 1 Today End-host optimizations: NUMA-aware networking Kernel-bypass Remote Direct
More informationSimulation and Performance Evaluation of Network on Chip Architectures and Algorithms using CINSIM
J. Basic. Appl. Sci. Res., 1(10)1594-1602, 2011 2011, TextRoad Publication ISSN 2090-424X Jounal of Basic and Applied Scientific Reseach www.textoad.com Simulation and Pefomance Evaluation of Netwok on
More informationWormhole Detection and Prevention in MANETs
Womhole Detection and Pevention in MANETs Lija Joy Compute Science and Engineeing KMEA Engineeing College Enakulum, Keala, India lijavj@gmail.com Sheena Kuian K Compute Science and Engineeing KMEA Engineeing
More informationHierarchically Clustered P2P Streaming System
Hieachically Clusteed P2P Steaming System Chao Liang, Yang Guo, and Yong Liu Polytechnic Univesity Thomson Lab Booklyn, NY 11201 Pinceton, NJ 08540 Abstact Pee-to-pee video steaming has been gaining populaity.
More informationCoded Distributed Computing
Coded Distibuted Computing Salman Avestimeh USC joint wok with Songze Li (USC), Qian Yu (USC), and Mohammad Maddah-Ali (Bell-Labs) Asiloma Confeence Nov. 2016 Infastuctues fo (Big) Data Analytics How to
More informationRDMA enabled NIC (RNIC) Verbs Overview. Renato Recio
RDMA enabled NIC () Verbs Overview Renato Recio Verbs!The RDMA Protocol Verbs Specification describes the behavior of hardware, firmware, and software as viewed by the host, "not the host software itself,
More informationPerformance Analysis and Evaluation of Mellanox ConnectX InfiniBand Architecture with Multi-Core Platforms
Performance Analysis and Evaluation of Mellanox ConnectX InfiniBand Architecture with Multi-Core Platforms Sayantan Sur, Matt Koop, Lei Chai Dhabaleswar K. Panda Network Based Computing Lab, The Ohio State
More informationToward the road to NGI: IPv6 multicast operation of IPv6-CJ backbone
Towad the oad to NGI: IPv6 multicast opeation of IPv6-CJ backbone Li Zimu, Wang Jilong, Li Xing, Wu Jianping, An Changqing China Education and eseach Netwok (CENET) Cente Tsinghua Univesity, Beijing PC
More informationHierarchical Peer-to-peer Systems
Hieachical Pee-to-pee ystems L. Gacés-Eice 1, E.W. Biesack 1, P.A. Felbe 1, K.W. Ross 2, and G. Uvoy-Kelle 1 1 Institut EURECOM 06904 ophia Antipolis, Fance {gaces ebi felbe uvoy}@euecom.f 2 Polytechnic
More informationDetection and Recognition of Alert Traffic Signs
Detection and Recognition of Alet Taffic Signs Chia-Hsiung Chen, Macus Chen, and Tianshi Gao 1 Stanfod Univesity Stanfod, CA 9305 {echchen, macuscc, tianshig}@stanfod.edu Abstact Taffic signs povide dives
More informationMAC Protocol for Supporting QoS in All-IP HiperLAN2
MAC Potocol fo Suppoting QoS in All-IP HipeLAN Chistos E. Politis, Rahim Tafazolli Univesity of Suey Cente fo Communication Systems Reseach Guildfod, GU 7XH, Suey, UK Tel.: +44 483 683463, FAX: +44 483
More informationOn using circuit-switched networks for file transfers
On using cicuit-switched netwoks fo file tansfes Xiuduan Fang, Malathi Veeaaghavan Univesity of Viginia Email: {xf4c, mv5g}@viginia.edu Abstact High-speed optical cicuit-switched netwoks ae being deployed
More informationNTRDMA v0.1. An Open Source Driver for PCIe NTB and DMA. Allen Hubbe at Linux Piter 2015 NTRDMA. Messaging App. IB Verbs. dmaengine.h ntb.
Messaging App IB Verbs NTRDMA dmaengine.h ntb.h DMA DMA DMA NTRDMA v0.1 An Open Source Driver for PCIe and DMA Allen Hubbe at Linux Piter 2015 1 INTRODUCTION Allen Hubbe Senior Software Engineer EMC Corporation
More informationNVMf based Integration of Non-volatile Memory in a Distributed System - Lessons learned
14th ANNUAL WORKSHOP 2018 NVMf based Integration of Non-volatile Memory in a Distributed System - Lessons learned Jonas Pfefferle, Bernard Metzler, Patrick Stuedi, Animesh Trivedi and Adrian Schuepbach
More informationCS 61C: Great Ideas in Computer Architecture (Machine Structures) Instruc>on Level Parallelism
Agenda CS 61C: Geat Ideas in Compute Achitectue (Machine Stuctues) Instuc>on Level Paallelism Instuctos: Randy H. Katz David A. PaJeson hjp://inst.eecs.bekeley.edu/~cs61c/fa10 Review Instuc>on Set Design
More informationIntegrated Monitoring and Control System imac2 Controller Modbus TCP/IP Communications Manual
Integated Moniing and Contol System Vesion: 2 Ocbe 2018 Designed and Manufactued in Austalia by Ampcontol Pty Ltd WARNING! The waning symbol highlights a potential isk of injuy o death. Please shae these
More informationReference Design: NVMe-oF JBOF
Reference Design: NVMe-oF JBOF 1 Composable Infrastructure Two Target Architectures RNIC RNIC Driver NVMe Driver NVMe Fabric Driver NVMe SSDs Application NVMe Driver NVMe Fabric Driver RNIC Driver RNIC
More informationN V M e o v e r F a b r i c s -
N V M e o v e r F a b r i c s - H i g h p e r f o r m a n c e S S D s n e t w o r k e d f o r c o m p o s a b l e i n f r a s t r u c t u r e Rob Davis, VP Storage Technology, Mellanox OCP Evolution Server
More informationAn Efficient Handover Mechanism Using the General Switch Management Protocol on a Multi-Protocol Label Switching Network
An Efficient andove Mechanism Using the Geneal Switch Management Potocol on a Multi-Potocol abel Switching Netwok Seong Gon hoi, yun Joo Kang, and Jun Kyun hoi Using the geneal switch management potocol
More informationJournal of World s Electrical Engineering and Technology J. World. Elect. Eng. Tech. 1(1): 12-16, 2012
2011, Scienceline Publication www.science-line.com Jounal of Wold s Electical Engineeing and Technology J. Wold. Elect. Eng. Tech. 1(1): 12-16, 2012 JWEET An Efficient Algoithm fo Lip Segmentation in Colo
More informationDPICO: A High Speed Deep Packet Inspection Engine Using Compact Finite Automata
DPICO: A High Speed Deep Packet Inspection Engine Using Compact Finite Automata Chistophe L. Hayes and Yan Luo Depatment of Electical and Compute Engineeing Univesity of Massachusetts Lowell Lowell, MA,
More information