Checking for TLM-2.0 Compliance - Why Bother? Dr. Andrea Kroll VP Marketing and Business Development JEDA Technologies, Inc.

Size: px
Start display at page:

Download "Checking for TLM-2.0 Compliance - Why Bother? Dr. Andrea Kroll VP Marketing and Business Development JEDA Technologies, Inc."

Transcription

1 Checking for TLM-2.0 Compliance - Why Bother? Dr. Andrea Kroll VP Marketing and Business Development JEDA Technologies, Inc.

2 Agenda Model Integration Challenges TLM2.0 Rules Beyond Transport Calls OSCI TLM2.0 Rule Violation Examples How to debug interoperability issues? Automated Compliance Checking and reports Summary 2

3 Today s Reality Model Integration Challenges Component Development Component Integration + Component and Platform debugging HW Implementation unpredictable, ad-hoc process Initial Architecture Definition SW Development using Virtual Platform Expected behavior Component Development Component Integration + Component and Platform debugging Architecture Performance Validation HW Implementation + Verification SW Development using Virtual Platform HW/SW Integration Predictable Process 3 3

4 Modeling Case Study > 50% 4 4

5 TLM2.0 Rules: The Goals Ensure interoperability between components from different sources Create safe data communication Base Protocol Rule Ensure maximal interoperability between transaction level models of components that interface to memory-mapped buses. Maximize coverage of features in today s interconnect architectures Minimize need for adapters 5

6 TLM2.0 System Overview Communication Start Point Forward Path Communication Path Forward Path Communication End Point first initiator/target pair second initiator/target pair E_Initiator E_Initiator Initiator1 Backward Path Backward Path Global and local rules defined for Expected Interconnect phase transmissions Initialization Interconnect1and restricted access to GP Memory management Timing annotation and decoupling Transaction Path DMI and debug interface E_Initiator E_Initiator Target1 6

7 Generic Payload Rule Violation Example Rule 6.7: default value and modifiability Initiator2 (TLM2.0 user manual page 78) Initiator1 Interconnect1 Target1 Target1 Out Addr Src reference reference reference 0x10 0x04 11 Transaction Object 0x11 22 GP Addr:0x1 0x11 0x04 Data 7

8 Base Protocol Rule Violation Example Rule 7.2.4b: For the base protocol, an initiator shall not start a new transaction through a given socket with phase BEGIN_REQ until it has received END_REQ or BEGIN_RESP from the target for the immediately preceding transaction Initiator2???? (TLM2.0 User manual page 112) Initiator1 Interconnect1 Target1 Target1 Out Addr Src reference reference reference 0x10 0x04 0x Transaction Object 0x11 2 GP Addr:0x1 0x04 0x11 Data 8

9 Finding Interoperability Problems Transaction Trace Verbose Transaction Trace Message Sequence Charts (MSC) 9

10 Finding Interoperability Problems 10

11 Automated Compliance Checking JEDA TLM 2.0 Checker Multi-Hop Checker Single-Hop Checker Single-Hop Checker Design Example Initiator1 Interconnect1 Target1 11

12 Checker Reports Detailed Error report Summary Report 12

13 Summary TLM2.0 Compliance is critical for interoperability and safe communication Quickly identify interoperability problems with compliance checking Reduce risk for model bring-up and debugging time with automatic interoperability error detection TLM2.0 is real and ready for commercial adoption 13

QEMU and SystemC. Màrius Màrius Montón

QEMU and SystemC. Màrius Màrius Montón QEMU and SystemC March March 2011 2011 QUF'11 QUF'11 Grenoble Grenoble Màrius Màrius Montón Outline Introduction Objectives Virtual Platforms and SystemC Checkpointing for SystemC Conclusions 2 Introduction

More information

The TLM-2.0 Standard. John Aynsley, Doulos

The TLM-2.0 Standard. John Aynsley, Doulos The TLM-2.0 Standard John Aynsley, Doulos The TLM-2.0 Standard CONTENTS Review of SystemC and TLM Review of TLM-2.0 Frequently Asked Questions What is SystemC? System-level modeling language Network of

More information

The Architects View Framework: A Modeling Environment for Architectural Exploration and HW/SW Partitioning

The Architects View Framework: A Modeling Environment for Architectural Exploration and HW/SW Partitioning 1 The Architects View Framework: A Modeling Environment for Architectural Exploration and HW/SW Partitioning Tim Kogel European SystemC User Group Meeting, 12.10.2004 Outline 2 Transaction Level Modeling

More information

OSCI Update. Guido Arnout OSCI Chief Strategy Officer CoWare Chairman & Founder

OSCI Update. Guido Arnout OSCI Chief Strategy Officer CoWare Chairman & Founder OSCI Update Guido Arnout OSCI Chief Strategy Officer CoWare Chairman & Founder Chief Strategy Officer charter Ensure that OSCI strategy is created, coordinated, communicated & executed Identify OSCI technical

More information

Introduction to TLM Mechanics Presented by David C Black

Introduction to TLM Mechanics Presented by David C Black Introduction to TLM Mechanics Presented by David C Black Topics Simulation Use Cases Basic Concepts Generic Payload Information API - The Transaction Call Sockets Connectivity Loosely Timed Fast Approximately

More information

Pre-Silicon Host-based Unit Testing of Driver Software using SystemC Models

Pre-Silicon Host-based Unit Testing of Driver Software using SystemC Models Pre-Silicon Host-based Unit Testing of Driver Software using SystemC Models Aravinda Thimmapuram Somarka Chakravarti Tamal Saha Rathina Thalaiappan Accellera Systems Initiative 1 Agenda Introduction Problem

More information

Introduction to Accellera TLM 2.0

Introduction to Accellera TLM 2.0 Introduction to Accellera TLM 2.0 Aravinda Thimmapuram 10 th Sept 2015 Accellera Systems Initiative 1 Agenda Introduction to TLM and TLM 2.0 standard Case study of modelling a bus protocol using TLM 2.0

More information

Abstraction Layers for Hardware Design

Abstraction Layers for Hardware Design SYSTEMC Slide -1 - Abstraction Layers for Hardware Design TRANSACTION-LEVEL MODELS (TLM) TLMs have a common feature: they implement communication among processes via function calls! Slide -2 - Abstraction

More information

Using Formalized Programming Sequences for Higher Quality Virtual Prototypes

Using Formalized Programming Sequences for Higher Quality Virtual Prototypes Using Formalized Programming Sequences for Higher Quality Virtual Prototypes Sean Boylan Duolog Technologies Outline Motivation - VSP Quality Programming Sequences Applying Sequences Tools for Sequences

More information

EE382V: Embedded System Design and Modeling

EE382V: Embedded System Design and Modeling EE382V: Embedded System Design and Communication & Refinement Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu : Outline Communication layers Application

More information

Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface

Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface Thierry Berdah, Yafit Snir Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface Agenda Typical Verification Challenges of MIPI CSI-2 SM designs IP, Sub System

More information

Embedded Hardware and Software

Embedded Hardware and Software Embedded Hardware and Software Saved by a Common Language? Nithya A. Ruff, Director, Product Marketing 10/11/2012, Toronto Synopsys 2012 1 Synopsys Industry Leadership $1,800 $1,600 $1,400 $1,200 $1,000

More information

THE DESIGN ENVIRONMENT FOR HETEROGENEOUS SYSTEMS

THE DESIGN ENVIRONMENT FOR HETEROGENEOUS SYSTEMS THE DESIGN ENVIRONMENT FOR HETEROGENEOUS SYSTEMS SystemC / SystemC AMS based Simulation and Modeling Technologies Outline COSIDE Today COSIDE 2.0 COSIDE Future 2 Management Summary Combination of analog

More information

EE382N: Embedded System Design and Modeling

EE382N: Embedded System Design and Modeling EE382N: Embedded System Design and Modeling Lecture 9 Communication Modeling & Refinement Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu Lecture

More information

Verification Planning to Functional Closure of Processor-Based SoCs 1 CADENCE DESIGN SYSTEMS, INC.

Verification Planning to Functional Closure of Processor-Based SoCs 1 CADENCE DESIGN SYSTEMS, INC. Verification Planning to Functional Closure of Processor-Based SoCs February 2006 DesignCon 2006 Andrew Piziali 1 CADENCE DESIGN SYSTEMS, INC. Overview Introduction The Design Under Verification Verification

More information

EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools

EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda Introduction

More information

Practical Approaches to Formal Verification. Mike Bartley, TVS

Practical Approaches to Formal Verification. Mike Bartley, TVS Practical Approaches to Formal Verification Mike Bartley, TVS 1 Acknowledgements This paper is based on work performed by TVS with ARM Specific thanks should go to Laurent Arditi Bryan Dickman Daryl Stuart

More information

2. HW/SW Co-design. Young W. Lim Thr. Young W. Lim 2. HW/SW Co-design Thr 1 / 21

2. HW/SW Co-design. Young W. Lim Thr. Young W. Lim 2. HW/SW Co-design Thr 1 / 21 2. HW/SW Co-design Young W. Lim 2016-03-11 Thr Young W. Lim 2. HW/SW Co-design 2016-03-11 Thr 1 / 21 Outline 1 Software Engineering Young W. Lim 2. HW/SW Co-design 2016-03-11 Thr 2 / 21 Based on Software

More information

SCALABLE VEHICULAR AD-HOC NETWORKS DISTRIBUTED SOFTWARE-DEFINED NETWORKING

SCALABLE VEHICULAR AD-HOC NETWORKS DISTRIBUTED SOFTWARE-DEFINED NETWORKING SCALABLE VEHICULAR AD-HOC NETWORKS DISTRIBUTED SOFTWARE-DEFINED NETWORKING AHMED SAYED-HASSAN AGENDA Current networking solutions for V2X Problem definition Motivations for a scalabe networking solution

More information

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous

More information

Embedded System Design

Embedded System Design Modeling, Synthesis, Verification Daniel D. Gajski, Samar Abdi, Andreas Gerstlauer, Gunar Schirner 9/29/2011 Outline System design trends Model-based synthesis Transaction level model generation Application

More information

Towards a SystemC Transaction Level Modeling Standard. Stuart Swan Senior Architect Cadence Design Systems, Inc. June 2004

Towards a SystemC Transaction Level Modeling Standard. Stuart Swan Senior Architect Cadence Design Systems, Inc. June 2004 Towards a SystemC Transaction Level Modeling Standard Stuart Swan Senior Architect Cadence Design Systems, Inc. June 2004 SystemC Transaction Level Modeling What is TLM? Communication uses function calls

More information

STARC Compliant Models

STARC Compliant Models STARC Compliant Models Software for Semiconductors Copyright 2009 CircuitSutra Technologies Pvt Ltd All Rights Reserved Page 1/21 Document History: Date Name Comment Version 2 nd March, 2009 CircuitSutra

More information

Optimizing Cache Coherent Subsystem Architecture for Heterogeneous Multicore SoCs

Optimizing Cache Coherent Subsystem Architecture for Heterogeneous Multicore SoCs Optimizing Cache Coherent Subsystem Architecture for Heterogeneous Multicore SoCs Niu Feng Technical Specialist, ARM Tech Symposia 2016 Agenda Introduction Challenges: Optimizing cache coherent subsystem

More information

Lecture 3. The Network Layer (cont d) Network Layer 1-1

Lecture 3. The Network Layer (cont d) Network Layer 1-1 Lecture 3 The Network Layer (cont d) Network Layer 1-1 Agenda The Network Layer (cont d) What is inside a router? Internet Protocol (IP) IPv4 fragmentation and addressing IP Address Classes and Subnets

More information

ECE 587 Hardware/Software Co-Design Lecture 12 Verification II, System Modeling

ECE 587 Hardware/Software Co-Design Lecture 12 Verification II, System Modeling ECE 587 Hardware/Software Co-Design Spring 2018 1/20 ECE 587 Hardware/Software Co-Design Lecture 12 Verification II, System Modeling Professor Jia Wang Department of Electrical and Computer Engineering

More information

Network Reference Models

Network Reference Models Network Reference Models LECTURE (2) Network Reference Models A framework (guideline) for network implementation and troubleshooting. Divides complex functions into simpler components. Importance of reference

More information

FPGA Verification How to improve verification without throwing everything away

FPGA Verification How to improve verification without throwing everything away Test and Verification Solutions Experts in Verification FPGA Verification How to improve verification without throwing everything away Mike Bartley, TVS 1 Agenda Have you concerns with your current verification

More information

UVM in System C based verification

UVM in System C based verification April, 2016 Test Experiences and Verification of implementing Solutions UVM in System C based verification Delivering Tailored Solutions for Hardware Verification and Software Testing EMPLOYEES TVS - Global

More information

Sample Application of OOSEM to Real Time Application

Sample Application of OOSEM to Real Time Application Sample Application of OOSEM to Real Time Application Doug Ferguson INCOSE OOSEM Working Group Copyright INCOSE 2004-2007. All rights reserved. 1 m2 s13 SE Interface with Hardware/Software Inputs to SW/HW

More information

Ensuring System Integrity through Advanced System Software Verification

Ensuring System Integrity through Advanced System Software Verification Mike Bartley, TVS Ensuring System Integrity through Advanced System Software Verification Test and Verification Solutions Helping companies develop products that are: Reliable, Safe and Secure Our Opportunities

More information

OSCI TLM-2.0 LANGUAGE REFERENCE MANUAL

OSCI TLM-2.0 LANGUAGE REFERENCE MANUAL July 2009 OSCI TLM-2.0 LANGUAGE REFERENCE MANUAL Software version: TLM 2.0.1 Document version: JA32 All rights reserved Contributors The TLM-2.0 standard was created under the leadership of the following

More information

MPSOC Design examples

MPSOC Design examples MPSOC 2007 Eshel Haritan, VP Engineering, Inc. 1 MPSOC Design examples Freescale: ARM1136 + StarCore140e Broadcom: ARM11 + ARM9 + TeakLite + accelerators Qualcomm 4 processors + video, gps, wireless, audio

More information

System Level Design with IBM PowerPC Models

System Level Design with IBM PowerPC Models September 2005 System Level Design with IBM PowerPC Models A view of system level design SLE-m3 The System-Level Challenges Verification escapes cost design success There is a 45% chance of committing

More information

Software architecture in ASPICE and Even-André Karlsson

Software architecture in ASPICE and Even-André Karlsson Software architecture in ASPICE and 26262 Even-André Karlsson Agenda Overall comparison (3 min) Why is the architecture documentation difficult? (2 min) ASPICE requirements (8 min) 26262 requirements (12

More information

Tim Kogel. June 13, 2010

Tim Kogel. June 13, 2010 Generating Workload Models from TLM-2 2.0-based Virtual Prototypes for Efficient Architecture Performance Analysis Tim Kogel NASCUG 13 June 13, 2010 1 Outline Motivation and TLM-2.0 Virtual Prototyping

More information

Efficient use of Virtual Prototypes in HW/SW Development and Verification

Efficient use of Virtual Prototypes in HW/SW Development and Verification Efficient use of Virtual Prototypes in HW/SW Development and Verification Rocco Jonack, MINRES Technologies GmbH Eyck Jentzsch, MINRES Technologies GmbH Accellera Systems Initiative 1 Virtual prototype

More information

Hardware Design and Simulation for Verification

Hardware Design and Simulation for Verification Hardware Design and Simulation for Verification by N. Bombieri, F. Fummi, and G. Pravadelli Universit`a di Verona, Italy (in M. Bernardo and A. Cimatti Eds., Formal Methods for Hardware Verification, Lecture

More information

Virtual Prototyping in SpaceFibre System-on-Chip Design

Virtual Prototyping in SpaceFibre System-on-Chip Design Virtual Prototyping in SpaceFibre System-on-Chip Design System-level design Elena Suvorova, Nadezhda Matveeva, Ilya Korobkov, Alexey Shamshin, Yuriy Sheynin Saint-Petersburg State University of Aerospace

More information

Yafit Snir Arindam Guha Cadence Design Systems, Inc. Accelerating System level Verification of SOC Designs with MIPI Interfaces

Yafit Snir Arindam Guha Cadence Design Systems, Inc. Accelerating System level Verification of SOC Designs with MIPI Interfaces Yafit Snir Arindam Guha, Inc. Accelerating System level Verification of SOC Designs with MIPI Interfaces Agenda Overview: MIPI Verification approaches and challenges Acceleration methodology overview and

More information

Modeling Software with SystemC 3.0

Modeling Software with SystemC 3.0 Modeling Software with SystemC 3.0 Thorsten Grötker Synopsys, Inc. 6 th European SystemC Users Group Meeting Stresa, Italy, October 22, 2002 Agenda Roadmap Why Software Modeling? Today: What works and

More information

Advanced Mobile Communication Networks

Advanced Mobile Communication Networks Advanced Mobile Communication Networks (replaces previous courses Advanced Networking for MSCSP, Mobile Comm. Networks for RCSE and Wireless Internet for II & IN) Course Description and Introduction Integrated

More information

Advanced Mobile Communication Networks

Advanced Mobile Communication Networks Advanced Mobile Communication Networks Course Description and Introduction Integrated Communication Systems Group Ilmenau University of Technology Outline Motivation Objectives Organizational Stuff Contents

More information

Deriving safety requirements according to ISO for complex systems: How to avoid getting lost?

Deriving safety requirements according to ISO for complex systems: How to avoid getting lost? Deriving safety requirements according to ISO 26262 for complex systems: How to avoid getting lost? Thomas Frese, Ford-Werke GmbH, Köln; Denis Hatebur, ITESYS GmbH, Dortmund; Hans-Jörg Aryus, SystemA GmbH,

More information

Will Everything Start To Look Like An SoC?

Will Everything Start To Look Like An SoC? Will Everything Start To Look Like An SoC? Vikas Gautam, Synopsys Verification Futures Conference 2013 Bangalore, India March 2013 Synopsys 2012 1 SystemVerilog Inherits the Earth e erm SV urm AVM 1.0/2.0/3.0

More information

L1.5VPNs: PACKET-SWITCHING ADAPTIVE L1 VPNs

L1.5VPNs: PACKET-SWITCHING ADAPTIVE L1 VPNs L1.5VPNs: PACKET-SWITCHING ADAPTIVE L1 VPNs What: Why: How: L1.5VPN is functionally equal to connecting VPN access sites over dedicated L1/0 connections to hub packet switch(es) However, uses more cost-efficient

More information

System Simulation with gem5 and SystemC

System Simulation with gem5 and SystemC System Simulation with gem5 and SystemC The Keystone for Full Interoperability Christian Menard, Jeronimo Castrillon Technische Universität Dresden Dresden, Germany Email: christian.menard@tu-dresden.de

More information

A Methodology for Interrupt Analysis in Virtual Platforms

A Methodology for Interrupt Analysis in Virtual Platforms A Methodology for Interrupt Analysis in Virtual Platforms Puneet Dhar Accellera Systems Initiative 1 Agenda Introduction Interrupts in Virtual Prototyping Challenges in Debugging Interrupts Proposed Analysis

More information

Verifying big.little using the Palladium XP. Deepak Venkatesan Murtaza Johar ARM India

Verifying big.little using the Palladium XP. Deepak Venkatesan Murtaza Johar ARM India Verifying big.little using the Palladium XP Deepak Venkatesan Murtaza Johar ARM India 1 Agenda PART 1 big.little overview What is big.little? ARM Functional verification methodology System Validation System

More information

Graph-Based IP Verification in an ARM SoC Environment by Andreas Meyer, Verification Technologist, Mentor Graphics Corporation

Graph-Based IP Verification in an ARM SoC Environment by Andreas Meyer, Verification Technologist, Mentor Graphics Corporation Graph-Based IP Verification in an ARM SoC Environment by Andreas Meyer, Verification Technologist, Mentor Graphics Corporation The use of graph-based verification methods for block designs has been shown

More information

A Beginner's Guide to Using SystemC TLM-2.0 IP with UVM

A Beginner's Guide to Using SystemC TLM-2.0 IP with UVM A Beginner's Guide to Using SystemC TLM-2.0 IP with UVM Dr David Long and John Aynsley Doulos Ringwood, UK Doug Smith Doulos Austin, Tx, USA www.doulos.com ABSTRACT UVM 1.x includes support for the communication

More information

Embedded System Design Modeling, Synthesis, Verification

Embedded System Design Modeling, Synthesis, Verification Modeling, Synthesis, Verification Daniel D. Gajski, Samar Abdi, Andreas Gerstlauer, Gunar Schirner Chapter 4: System Synthesis Outline System design trends Model-based synthesis Transaction level model

More information

100M Gate Designs in FPGAs

100M Gate Designs in FPGAs 100M Gate Designs in FPGAs Fact or Fiction? NMI FPGA Network 11 th October 2016 Jonathan Meadowcroft, Cadence Design Systems Why in the world, would I do that? ASIC replacement? Probably not! Cost prohibitive

More information

Theory of Operations for TSN-Based Industrial Systems and Applications. Paul Didier Cisco Systems

Theory of Operations for TSN-Based Industrial Systems and Applications. Paul Didier Cisco Systems Theory of Operations for TSN-Based Industrial Systems and Applications Paul Didier Cisco Systems Agenda Why TSN? Value and Benefits TSN Standards a brief Overview How TSN works an Operational Model The

More information

Die virtuelle Plattform:

Die virtuelle Plattform: Die virtuelle Plattform: Der Einsatz von Zynq fuer die Verifikation und das Debugging von konfigurierbaren Systemen Dr. Endric Schubert Missing Link Electronics Marlene-Dietrich-Straße 5 89231 Neu-Ulm

More information

The SystemC Verification Standard (SCV) Stuart Swan Senior Architect Cadence Design Systems, Inc.

The SystemC Verification Standard (SCV) Stuart Swan Senior Architect Cadence Design Systems, Inc. The SystemC Verification Standard (SCV) Stuart Swan Senior Architect Cadence Design Systems, Inc. stuart@cadence.com The Verification Problem System Level Verification is typically done last, is typically

More information

Functional Safety beyond ISO26262 for Neural Networks in Highly Automated Driving

Functional Safety beyond ISO26262 for Neural Networks in Highly Automated Driving Functional Safety beyond ISO26262 for Neural Networks in Highly Automated Driving Autonomous Driving Meetup #5 MAN Track Forum, Munich 27 th of March 2018 André Roßbach, Tim Heinemann, Florian Bogenberger

More information

Comprehensive Development and Debug Coverage for Linux and Android on the MIPS Architecture

Comprehensive Development and Debug Coverage for Linux and Android on the MIPS Architecture Comprehensive Development and Debug Coverage for Linux and Android on the MIPS Architecture Presented by MIPS Technologies Powering a Connected World October 2010 Today s presenters: Rick Leatherman VP

More information

Veloce2 the Enterprise Verification Platform. Simon Chen Emulation Business Development Director Mentor Graphics

Veloce2 the Enterprise Verification Platform. Simon Chen Emulation Business Development Director Mentor Graphics Veloce2 the Enterprise Verification Platform Simon Chen Emulation Business Development Director Mentor Graphics Agenda Emulation Use Modes Veloce Overview ARM case study Conclusion 2 Veloce Emulation Use

More information

WEB-202: Building End-to-end Security for XML Web Services Applied Techniques, Patterns and Best Practices

WEB-202: Building End-to-end Security for XML Web Services Applied Techniques, Patterns and Best Practices WEB-202: Building End-to-end Security for XML Web Services Applied Techniques, Patterns and Best Practices Chris Steel, Ramesh Nagappan, Ray Lai www.coresecuritypatterns.com February 16, 2005 15:25 16:35

More information

HOW TO ENABLE AFFORDABLE ENTERPRISE VIDEO FOR EVERYONE

HOW TO ENABLE AFFORDABLE ENTERPRISE VIDEO FOR EVERYONE HOW TO ENABLE AFFORDABLE ENTERPRISE VIDEO FOR EVERYONE John Antanaitis VP Product & Solutions Marketing Jonathan Nikols VP Professional and Managed Services Polycom, Inc. All rights reserved. Agenda The

More information

Simulation-Based FlexRay TM Conformance Testing an OVM success story

Simulation-Based FlexRay TM Conformance Testing an OVM success story Simulation-Based FlexRay TM Conformance Testing an OVM success story Mark Litterick, Co-founder & Verification Consultant, Verilab Abstract This article presents a case study on how the Open Verification

More information

Modelling, simulation, and advanced tracing for extra-functional properties in SystemC/TLM

Modelling, simulation, and advanced tracing for extra-functional properties in SystemC/TLM Modelling, simulation, and advanced tracing for extra-functional properties in SystemC/TLM Philipp A. Hartmann philipp.hartmann@offis.de OFFIS Institute for Information Technology R&D Division Transportation

More information

WeVe: When Smart Wearables Meet Intelligent Vehicles

WeVe: When Smart Wearables Meet Intelligent Vehicles WeVe: When Smart Wearables Meet Intelligent Vehicles Jiajia Liu School of Cyber Engineering, Xidian University, Xi an, China Smart wearables and intelligent vehicles constitute indispensable parts of Internet

More information

The SystemC TLM 2.0 Draft 1 Kit

The SystemC TLM 2.0 Draft 1 Kit European SystemC Users Group Nice 2007 The SystemC TLM 2.0 Draft 1 Kit John Aynsley Technical Director, Doulos The SystemC TLM 2.0 Draft 1 Kit CONTENTS Introduction Generic Payloads Timing Annotation Layered

More information

Proposal for an initial draft of a 10GBASE-CX4 PMD January 6, 2003

Proposal for an initial draft of a 10GBASE-CX4 PMD January 6, 2003 Proposal for an initial draft of a GBASE-CX January, 00 0 IEEE Standard for Information technology Telecommunications and information exchange between systems Local and metropolitan area networks Specific

More information

CHAPTER 18 INTERNET PROTOCOLS ANSWERS TO QUESTIONS

CHAPTER 18 INTERNET PROTOCOLS ANSWERS TO QUESTIONS CHAPTER 18 INTERNET PROTOCOLS ANSWERS TO QUESTIONS 18.1 (1) The communications network may only accept blocks of data up to a certain size. (2) Error control may be more efficient with a smaller PDU size.

More information

SpaceWire. Design of the SystemC model of the SpaceWire-b CODEC. Dr. Nikos Mouratidis

SpaceWire. Design of the SystemC model of the SpaceWire-b CODEC. Dr. Nikos Mouratidis SpaceWire Design of the SystemC model of the SpaceWire-b CODEC Dr. Nikos Mouratidis Qualtek Sprl. 36 Avenue Gabriel Emile Lebon B-1160, Brussels, Belgium 19/09/2011 Activity objectives: High-level modeling

More information

Product Testing Program

Product Testing Program Product Testing Program Vendor Forum January 9, 2014 1 Discussion Topics Purpose Desired outcomes Scope of product testing Testing process Retesting policy Proposed fee schedule Value Proposition Launch

More information

Using On-Board Optics for Networking Technology Innovation

Using On-Board Optics for Networking Technology Innovation Using On-Board Optics for Networking Technology Innovation OVERVIEW OF THE ON-BOARD OPTICAL MODULE RELEASE 1.0 SPECIFICATION The Consortium for Onboard Optics March 2018 TABLE OF CONTENTS Introduction

More information

Optimizing Hardware/Software Development for Arm-Based Embedded Designs

Optimizing Hardware/Software Development for Arm-Based Embedded Designs Optimizing Hardware/Software Development for Arm-Based Embedded Designs David Zhang / Cadence Zheng Zhang / Arm Agenda Application challenges in ML/AI and 5G Engines for system development and verification

More information

The Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006

The Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 The Use Of Virtual Platforms In MP-SoC Design Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 1 MPSoC Is MP SoC design happening? Why? Consumer Electronics Complexity Cost of ASIC Increased SW Content

More information

Experiences and Challenges of Transaction-Level Modelling with SystemC 2.0

Experiences and Challenges of Transaction-Level Modelling with SystemC 2.0 Experiences and Challenges of Transaction-Level Modelling with SystemC 2.0 Alain CLOUARD STMicroelectronics Central R&D (Grenoble, France) STMicroelectronics TLM is useful SoC HW/SW design flow Standard

More information

Virtual PLATFORMS for complex IP within system context

Virtual PLATFORMS for complex IP within system context Virtual PLATFORMS for complex IP within system context VP Modeling Engineer/Pre-Silicon Platform Acceleration Group (PPA) November, 12th, 2015 Rocco Jonack Legal Notice This presentation is for informational

More information

ARM s IP and OSCI TLM 2.0

ARM s IP and OSCI TLM 2.0 ARM s IP and OSCI TLM 2.0 Deploying Implementations of IP at the Programmer s View abstraction level via RealView System Generator ESL Marketing and Engineering System Design Division ARM Q108 1 Contents

More information

FOUR INDEPENDENT TOOLS TO MANAGE COMPLEXITY INHERENT TO DEVELOPING STATE OF THE ART SYSTEMS. DEVELOPER SPECIFIER TESTER

FOUR INDEPENDENT TOOLS TO MANAGE COMPLEXITY INHERENT TO DEVELOPING STATE OF THE ART SYSTEMS. DEVELOPER SPECIFIER TESTER TELECOM AVIONIC SPACE AUTOMOTIVE SEMICONDUCTOR IOT MEDICAL SPECIFIER DEVELOPER FOUR INDEPENDENT TOOLS TO MANAGE COMPLEXITY INHERENT TO DEVELOPING STATE OF THE ART SYSTEMS. TESTER PragmaDev Studio is a

More information

Requirements Specifications & Standards

Requirements Specifications & Standards REQUIREMENTS ENGINEERING LECTURE 2014/2015 Dr. Jörg Dörr Requirements Specifications & Standards AGENDA Standards & Templates Natural Language Requirements Specification with Conceptual Models Suitable

More information

Handling Challenges of Multi-Core Technology in Automotive Software Engineering

Handling Challenges of Multi-Core Technology in Automotive Software Engineering Model Based Development Tools for Embedded Multi-Core Systems Handling Challenges of Multi-Core Technology in Automotive Software Engineering VECTOR INDIA CONFERENCE 2017 Timing-Architects Embedded Systems

More information

Will Everything Start To Look Like An SoC?

Will Everything Start To Look Like An SoC? Will Everything Start To Look Like An SoC? Janick Bergeron, Synopsys Verification Futures Conference 2012 France, Germany, UK November 2012 Synopsys 2012 1 SystemVerilog Inherits the Earth e erm SV urm

More information

An Equivalence Checker for Hardware-Dependent Software

An Equivalence Checker for Hardware-Dependent Software An Equivalence Checker for Hardware-Dependent Software C. Villarraga, B. Schmidt, C. Bartsch, J. Bormann, D. Stoffel, W. Kunz MEMOCODE, Oct. 2013, Portland (OR) USA Agenda Motivation Related work Program

More information

Leveraging Non-Intrusive TLM-2.0 Transaction Introspection for Power-Aware Virtual Prototyping

Leveraging Non-Intrusive TLM-2.0 Transaction Introspection for Power-Aware Virtual Prototyping Leveraging Non-Intrusive TLM-2.0 Transaction Introspection for Power-Aware Virtual Prototyping Philipp A. Hartmann philipp.hartmann@offis.de OFFIS Institute for Information Technology R&D Division Transportation

More information

Math 230 Assembly Programming (AKA Computer Organization) Spring MIPS Intro

Math 230 Assembly Programming (AKA Computer Organization) Spring MIPS Intro Math 230 Assembly Programming (AKA Computer Organization) Spring 2008 MIPS Intro Adapted from slides developed for: Mary J. Irwin PSU CSE331 Dave Patterson s UCB CS152 M230 L09.1 Smith Spring 2008 MIPS

More information

Validation Strategies with pre-silicon platforms

Validation Strategies with pre-silicon platforms Validation Strategies with pre-silicon platforms Shantanu Ganguly Synopsys Inc April 10 2014 2014 Synopsys. All rights reserved. 1 Agenda Market Trends Emulation HW Considerations Emulation Scenarios Debug

More information

The Next Generation of Virtual Prototyping: Ultra-fast Yet Accurate Simulation of HW/SW Systems

The Next Generation of Virtual Prototyping: Ultra-fast Yet Accurate Simulation of HW/SW Systems The Next Generation of Virtual Prototyping: Ultra-fast Yet Accurate Simulation of HW/SW Systems Oliver Bringmann 1, Wolfgang Ecker 2, Andreas Gerstlauer 3, Ajay Goyal 2, Daniel Mueller-Gritschneder 4,

More information

Test requirements in networked systems

Test requirements in networked systems Test requirements in networked systems Jürgen Klüser, Vector Informatik GmbH The use of CAN with J1939 or CANopen based higher layers leads to cost efficient and flexible solutions, but together with a

More information

Introduction to the SystemC TLM Standard Stuart Swan Cadence Design Systems, Inc June 2005

Introduction to the SystemC TLM Standard Stuart Swan Cadence Design Systems, Inc June 2005 Introduction to the SystemC TLM Standard Stuart Swan Cadence Design Systems, Inc June 2005 1 Copyright 2005 CADENCE DESIGN SYSTEMS, INC. SystemC Transaction Level Modeling What is TLM? Communication uses

More information

Verification Futures The next three years. February 2015 Nick Heaton, Distinguished Engineer

Verification Futures The next three years. February 2015 Nick Heaton, Distinguished Engineer Verification Futures The next three years February 2015 Nick Heaton, Distinguished Engineer Let s rewind to November 2011 2 2014 Cadence Design Systems, Inc. All rights reserved. November 2011 SoC Integration

More information

Modeling and SW Synthesis for

Modeling and SW Synthesis for Modeling and SW Synthesis for Heterogeneous Embedded Systems in UML/MARTE Hector Posadas, Pablo Peñil, Alejandro Nicolás, Eugenio Villar University of Cantabria Spain Motivation Design productivity it

More information

SD Technology and Ultra High Speed Interface (UHS-II)

SD Technology and Ultra High Speed Interface (UHS-II) SD Association. All rights reserved. SD Association SD Technology SD Technology and Ultra High Speed Interface (UHS-II) and & Test Guideline Ultra High Speed Interface (UHS-II) SD Association SD Association

More information

Functional Safety and Safety Standards: Challenges and Comparison of Solutions AA309

Functional Safety and Safety Standards: Challenges and Comparison of Solutions AA309 June 25th, 2007 Functional Safety and Safety Standards: Challenges and Comparison of Solutions AA309 Christopher Temple Automotive Systems Technology Manager Overview Functional Safety Basics Functional

More information

TLM Technology for Off-Chip Interfaces on the Automotive domain

TLM Technology for Off-Chip Interfaces on the Automotive domain TLM Technology for Off-Chip Interfaces on the Automotive domain European SystemC User s Group Workshop Victor Reyes Synopsys Synopsys 2012 1 More than SoC only simulations SoC Board System IP communication

More information

An introduction to CoCentric

An introduction to CoCentric A Hand-Out 1 An introduction to CoCentric Las Palmas de G. C., Spain Jun, 27 th, 2002 Agenda 2 System-level SoC design What is SystemC? CoCentric System Studio SystemC based designs verification CoCentric

More information

A Graduate Embedded System Education Program

A Graduate Embedded System Education Program A Graduate Embedded System Education Program Alberto Sangiovanni-Vincentelli Department of EECS, University of California at Berkeley EE249:Fall03 The Killer Applications for the Future? 2 Energy Conservation

More information

Power Aware Architecture Design for Multicore SoCs

Power Aware Architecture Design for Multicore SoCs Power Aware Architecture Design for Multicore SoCs EDPS Monterey Patrick Sheridan Synopsys Virtual Prototyping April 2015 Low Power SoC Design Multi-disciplinary system problem Must manage energy consumption

More information

INTO THE CLOUD WHAT YOU NEED TO KNOW ABOUT ADOPTION AND ENSURING COMPLIANCE

INTO THE CLOUD WHAT YOU NEED TO KNOW ABOUT ADOPTION AND ENSURING COMPLIANCE INTO THE CLOUD WHAT YOU NEED TO KNOW ABOUT ADOPTION AND ENSURING COMPLIANCE INTRODUCTION AGENDA 01. Overview of Cloud Services 02. Cloud Computing Compliance Framework 03. Cloud Adoption and Enhancing

More information

A Model-based, Single-Source approach to Design-Space Exploration and Synthesis of Mixed-Criticality Systems

A Model-based, Single-Source approach to Design-Space Exploration and Synthesis of Mixed-Criticality Systems A Model-based, Single-Source approach to Design-Space Exploration and Synthesis of Mixed-Criticality Systems Reusability Optimization Architectural Mapping Schedulablity Analysis SW Synthesis Simulation

More information

IDE for medical device software development. Hyun-Do Lee, Field Application Engineer

IDE for medical device software development. Hyun-Do Lee, Field Application Engineer IDE for medical device software development Hyun-Do Lee, Field Application Engineer Agenda SW Validation Functional safety certified tool IAR Embedded Workbench Code Analysis tools SW Validation Certifications

More information

The Application of SystemC to the Design and Implementation of a High Data Rate Satellite Transceiver

The Application of SystemC to the Design and Implementation of a High Data Rate Satellite Transceiver The Application of SystemC to the Design and Implementation of a High Data Rate Satellite Transceiver The MITRE Corporation Approved for public release. Distribution unlimited. Case #07-0782 Contract No.

More information

DDR SDRAM Bus Monitoring using Mentor Verification IP by Nikhil Jain, Mentor Graphics

DDR SDRAM Bus Monitoring using Mentor Verification IP by Nikhil Jain, Mentor Graphics DDR SDRAM Bus Monitoring using Mentor Verification IP by Nikhil Jain, Mentor Graphics This article describes how Mentor s verification IP (VIP) for various double-data rate (DDR) memory standards can act

More information

Building a Security Services Business Case. Andreas M Antonopoulos Senior Vice President & Founding Partner

Building a Security Services Business Case. Andreas M Antonopoulos Senior Vice President & Founding Partner Building a Security Services Business Case Andreas M Antonopoulos Senior Vice President & Founding Partner www.nemertes.com Agenda About Nemertes The Security Services Landscape and Drivers Best Practices

More information