ViCoN-Bot Tutorial. Users Guide Summer 2002 Version 1.0. Jeff Vickers Kwabena Bosompem Kevin Walker Andre Moore

Size: px
Start display at page:

Download "ViCoN-Bot Tutorial. Users Guide Summer 2002 Version 1.0. Jeff Vickers Kwabena Bosompem Kevin Walker Andre Moore"

Transcription

1 ViCoN-Bot Tutorial Users Guide Summer 2002 Version 1.0 Jeff Vickers Kwabena Bosompem Kevin Walker Andre Moore

2 Introduction This document gives instructions on how to make the ViCoN-Bot traverse a track using the color cues seen by its digital camera. The ViCoN-Bot consists of the digital CMU-cam, the Altera Nios Board, and the M1025 Hummer remote control car with direction and speed servo motors. Altera s Quartas II 2.0 and Microsoft Visual C++ are the software used to program the robot. Before starting the robot, make sure that a computer with the Quartus II software is available. The software may have to be downloaded to the chip s flash memory or the chip may have been reset. To check if the software is downloaded on the chip, connect the dc power source to the Nios Board. If the LCD does not display GaTech ViCoN-Bot then Camera Initialized, then the software must be downloaded to the chip. Refer to the Downloading Software section to download the software. If the program is already on the chip proceed to Operating ViCoN-Bot. Downloading Software to Flash Memory 1. First open up the ViCoN Quartus project file by clicking on ViCoN.qurartus located in the directory Vicon/hardware/vp/Vicon.quartus. A project window will open up with a BDF called ViCoN.bdf as shown in Figure Compile ViCoN.bdf by pressing the play button on the task bar. This will take about seven minutes to complete. The status fields show what percentage of the compilation is complete. 3. Next configure the APEX device with the ViCoN system module by choosing Open Programmer from the Processing Menu. A Chain Description File(.cdf) is opened up like Chain1.cdf in Figure 1. a. Make sure JTAG is selected in the Mode list of the Programmer window. b. Under Programming Hardware, click Setup. The Hardware Setup dialog box appears. c. In the Hardware Type list, select ByteBlasterMV. In the Port list, choose the port that the ByteBlasterMV cable is connected to. Click OK. Next, click Close to exit the Hardware Setup window. d. Click Add File and the Select Programming File window will appear. Select the ViCoN.sof file in the Programmer window. e. Turn on Program/Configure by checking the box as shown in Figure1. f. Make sure that the JTAG switch configuration on the Nios Board is correct. Refer to Figure 2 for the correct configuration of the switches

3 Figure 1. Vicon.bdf and Programming window g. Make sure the ByteBlaster is connected properly to JP3 on the Nios Board. h. Click Start to begin downloading the configuration data. A message appears when the data is downloaded successfully. If the device is configured properly LED1 and LED2 will be turned on. 4. Now that the device is configured, you can run the ViCoN source files. In order to run the source file you would need to start a Nios SDK Shell. A batch file was created to make it easy to run the shell tool. Figure 3 shows the BASHRC file that generates an icon to start the shell prompt. To open the shell window and run the source files follow the steps bellow

4 Figure 2. Nios Board JTAG switch configuration Figure 3. File to generate shell prompt automatically and C - 3 -

5 a. Double click on the ViCoN-Bot Shell in Vicon/ directory. A shell window like the one in Figure 4 should appear. b. When the shell finishes echoing lines on the screen, press the up arrow on the keyboard until the last line reads nr Vicon.srec. c. Make sure the 9-pin serial cable is connected to the PC port and the serial connector on the Nios Board. d. Press Enter. The screen will show the download in progress. e. Turn on the CMU-cam. The red light should illuminate when the switch is flipped up. f. When downloading is complete and successful the LCD should read GaTech ViCoN-Bot then Camera Initialized, assuming the camera is turned on. The ViCoN-Bot is ready to go. Until the ViCoN-Bot is ready to traverse the demo track keep the camera lens from viewing anything red, pink, green, or yellow. These colors will trigger the camera to start tracking. Figure 4. SDK shell window - 4 -

6 Operating the ViCoN-Bot After the software and configurations are downloaded the ViCoN-Bot is ready to track colors. If the Nios Board is not turned on, connect the power source to the Nios Board. Then turn on the camera by flipping the power switch up. The red LED should illuminate. Once the camera is on the LCD should read GaTech ViCoN-Bot then Camera Initialized. Pink, green, and yellow are the colors that it is programmed to track. Pink tells the ViCoN-Bot to go straight forward. Green tells the robot to slow up and make a left turn. If the robot gets to close to the green paper, it will reverse. Yellow tells the robot to stop. A state-machine controls the ViCoN-Bot movement. The LCD displays the current state. When the camera recognizes one of the three colors it begins to track it and perform the respective action. The green light on the camera indicates that it is tracking a color. Setting up the Track for Demo The demo track consists of four strips of approximately 1X2 feet pink construction paper suspended by yarn from both sides of wall in hallway on the 3 rd floor of the CoC building. Also 2X2 feet of green construction paper were tacked to the wall. The track was set up as shown in Figure 5. Figure 5. Track setup pictures. Each piece of construction paper is about 8 meters apart. To get ViCoN-Bot to follow the track, simply place it approximately 3 meters in front of the first pink piece of construction paper. The robot should start tracking pink, proceed forward, and then make a left turn when it tracks the green construction paper. ViCoN-Bot should then track the other two pink construction papers and proceed forward. Finally it will come to a stop when it passes the second pink construction paper because none of the selected colors are available to be tracked

SOPC LAB1. I. Introduction. II. Lab contents. 4-bit count up counter. Advanced VLSI Due Wednesday, 01/08/2003

SOPC LAB1. I. Introduction. II. Lab contents. 4-bit count up counter. Advanced VLSI Due Wednesday, 01/08/2003 SOPC LAB1 I. Introduction The purpose of this lab is to familiarize you with all the items in the kit. This tutorial tells you how to develop FPGA system in Quartus II. You are ready to begin using the

More information

CHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8

CHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8 CONTENTS CHAPTER 1 Introduction of the tnano Board... 2 1.1 Features...2 1.2 About the KIT...4 1.3 Getting Help...4 CHAPTER 2 tnano Board Architecture... 5 2.1 Layout and Components...5 2.2 Block Diagram

More information

The University of Toledo EECS:6660:0xxField Programmable Gate Arrays s09l1.fm - 1 Dr. A.D. Johnson

The University of Toledo EECS:6660:0xxField Programmable Gate Arrays s09l1.fm - 1 Dr. A.D. Johnson EECS:6660:0xxField Programmable Gate Arrays s09l1.fm - 1 Lab Assignment #1 Due: Friday, February 27 2009 Introduction to Altera Quartus II Environment using VHDL Entry 1. Objectives - introduction to Quartus

More information

Nios Development Kit, Stratix Edition

Nios Development Kit, Stratix Edition Nios Development Kit, Stratix Edition User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: January 2003 UG-NIOSSTX-1.0 P25-08785-00

More information

NOTE: This tutorial contains many large illustrations. Page breaks have been added to keep images on the same page as the step that they represent.

NOTE: This tutorial contains many large illustrations. Page breaks have been added to keep images on the same page as the step that they represent. CSE 352 Tutorial # 4 Synthesizing onto an FPGA Objectives This tutorial will walk you through the steps of implementing a design made in Active-HDL onto the Altera Cyclone II FPGA NOTE: This tutorial contains

More information

ootbrobotics.com Electronics and Robotics LLC

ootbrobotics.com Electronics and Robotics LLC 2 Overview... 3 Device Connections... 3 Installing Drivers... 4 Installing FTDI Drivers... 4 Installing Quartus Drivers... 4 Using the Programmer... 5 Opening the Quartus Programmer Window... 5 Special

More information

Board Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit)

Board Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit) Board Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit) Date: 1 December 2016 Revision:1.0 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY,

More information

University of Massachusetts Amherst Computer Systems Lab 2 (ECE 354) Spring Lab 1: Using Nios 2 processor for code execution on FPGA

University of Massachusetts Amherst Computer Systems Lab 2 (ECE 354) Spring Lab 1: Using Nios 2 processor for code execution on FPGA University of Massachusetts Amherst Computer Systems Lab 2 (ECE 354) Spring 2007 Lab 1: Using Nios 2 processor for code execution on FPGA Objectives: After the completion of this lab: 1. You will understand

More information

BASCOM51. Quick Start Guide

BASCOM51. Quick Start Guide BASCOM51 Quick Start Guide Date: 23 December, 2010 Document Revision: 1.01 BiPOM Electronics Telephone : 1-713-283-9970 E-mail : info@bipom.com Web : www.bipom.com 2010 by BiPOM Electronics. All rights

More information

PRELAB! Read the entire lab, and complete the prelab questions (Q1- Q3) on the answer sheet before coming to the laboratory.

PRELAB! Read the entire lab, and complete the prelab questions (Q1- Q3) on the answer sheet before coming to the laboratory. PRELAB! Read the entire lab, and complete the prelab questions (Q1- Q3) on the answer sheet before coming to the laboratory. 1.0 Objectives In this lab you will get familiar with the concept of using the

More information

Jade Robot TM Introduction & User Guide

Jade Robot TM Introduction & User Guide Jade Robot TM Introduction & User Guide Myke Predko Last Updated: November 12, 2014 11/12/2014 Page 1 of 25 License and Warranty This document and code was written for the Jade Robot TM and follow on products.

More information

ULTIMATE CART FIRMWARE UPGRADE GUIDE

ULTIMATE CART FIRMWARE UPGRADE GUIDE Page 1 ULTIMATE CART FIRMWARE UPGRADE GUIDE This guide is intended as a reference to help understand the firmware upgrade process for the Ultimate Cart and highlight potential issues. It is not a comprehensive

More information

Disassemble the machine code present in any memory region. Single step through each assembly language instruction in the Nios II application.

Disassemble the machine code present in any memory region. Single step through each assembly language instruction in the Nios II application. Nios II Debug Client This tutorial presents an introduction to the Nios II Debug Client, which is used to compile, assemble, download and debug programs for Altera s Nios II processor. This tutorial presents

More information

CSE P567 - Winter 2010 Lab 1 Introduction to FGPA CAD Tools

CSE P567 - Winter 2010 Lab 1 Introduction to FGPA CAD Tools CSE P567 - Winter 2010 Lab 1 Introduction to FGPA CAD Tools This is a tutorial introduction to the process of designing circuits using a set of modern design tools. While the tools we will be using (Altera

More information

Lancelot. VGA video controller for the Altera Excalibur processors. v2.1. Marco Groeneveld May 1 st,

Lancelot. VGA video controller for the Altera Excalibur processors. v2.1. Marco Groeneveld May 1 st, Lancelot VGA video controller for the Altera Excalibur processors. v2.1 Marco Groeneveld May 1 st, 2003 http://www.fpga.nl 1. Description Lancelot is a VGA video controller for the Altera Nios and Excalibur

More information

Chapter 2 Getting Hands on Altera Quartus II Software

Chapter 2 Getting Hands on Altera Quartus II Software Chapter 2 Getting Hands on Altera Quartus II Software Contents 2.1 Installation of Software... 20 2.2 Setting Up of License... 21 2.3 Creation of First Embedded System Project... 22 2.4 Project Building

More information

DOWNLOADING DESIGNS TO THE ALTERA DE10-LITE FPGA

DOWNLOADING DESIGNS TO THE ALTERA DE10-LITE FPGA DOWNLOADING DESIGNS TO THE ALTERA DE10-LITE FPGA Consider the design of a three-bit prime number detector completed in the MSOE schematic entry tutorial. Figure 1 shows the block diagram and truth table.

More information

Configuration and programming minimodules MMfpga01 and MMfpga11

Configuration and programming minimodules MMfpga01 and MMfpga11 MMfpga01 MMfpga11 Configuration and programming minimodules MMfpga01 and MMfpga11 1 Index 1. Instalation of the QUARTUS II Web Edition...3 2. How to install QUARTUS II Web Edition...5 3. Installation of

More information

Laboratory 4 Design a Muti-bit Counter and Programming a FPGA

Laboratory 4 Design a Muti-bit Counter and Programming a FPGA Laboratory 4 Design a Muti-bit Counter and Programming a FPGA For your report: The problem written in English The flowchart or function table to solve the problem if it is necessary The design entry included

More information

ECE 3610 Microprocessing Systems Lab #1 Verilog Design of the TOC Using Quartus II

ECE 3610 Microprocessing Systems Lab #1 Verilog Design of the TOC Using Quartus II ECE 3610 Microprocessing Systems Lab #1 Verilog Design of the TOC Using Quartus II This lab manual presents an introduction to the Quartus II Computer Aided Design (CAD) system. This manual gives step-by-step

More information

EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 7: VHDL and DE2 Board. Name: Date:

EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 7: VHDL and DE2 Board. Name: Date: EXPERIMENT # 7: VHDL and DE2 Board Name: Date: Equipment/Parts Needed: Quartus II R Web Edition V9.1 SP2 software by Altera Corporation USB drive to save your files Objective: Learn how to create and modify

More information

Excellent for XIP applications"

Excellent for XIP applications Synaptic Labs' Tiny System Cache (CMS-T003) Tutorial T001A: Boot from On-chip Flash: A Qsys based Nios II Reference design based on S/Labs' Tiny System Cache IP and Intel's On-chip Flash Memory Controller

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems NIOS-II SoPC: PART-II 1 Introduction This lab has been constructed to introduce the development of dedicated

More information

FPGA RGB Matrix. Created by lady ada. Last updated on :15:42 PM UTC

FPGA RGB Matrix. Created by lady ada. Last updated on :15:42 PM UTC FPGA RGB Matrix Created by lady ada Last updated on 2017-12-27 09:15:42 PM UTC Guide Contents Guide Contents Overview Controlling the Adafruit 32x16 RGB LED Matrix with a DE0-Nano FPGA Board Prerequisites

More information

Model: K0073. Smart Robot Car Kit Quick Start Guide

Model: K0073. Smart Robot Car Kit Quick Start Guide Model: K0073 Smart Robot Car Kit Quick Start Guide Smart Robot Car Kit Smart Robot Car Kit M2 nuts 4 pieces M24 micro servo screws 2 bars PTZ self-tapping screws 4 bars M210 round head screws 4 bars 15

More information

University Program 3 Kit

University Program 3 Kit University Program 3 Kit VLSI Tutorial : LEDs & Push Buttons Version 02.00 System Level Solutions Inc. (USA) 14702 White Cloud Ct. Morgan Hill, CA 95037 2 System Level Solutions Copyright 2003-2005 System

More information

Graduate Institute of Electronics Engineering, NTU Advanced VLSI SOPC design flow

Graduate Institute of Electronics Engineering, NTU Advanced VLSI SOPC design flow Advanced VLSI SOPC design flow Advisor: Speaker: ACCESS IC LAB What s SOC? IP classification IP reusable & benefit Outline SOPC solution on FPGA SOPC design flow pp. 2 What s SOC? Definition of SOC Advantage

More information

CPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND:

CPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: CPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Getting familiar with DE2 board installation, properties, usage.

More information

Silver & Blue Series Troubleshooter. Cuddeback Troubleshooting Steps for Silver & Blue Series. Test 1. Camera Power

Silver & Blue Series Troubleshooter. Cuddeback Troubleshooting Steps for Silver & Blue Series. Test 1. Camera Power Cuddeback Troubleshooting Steps for Silver & Blue Series Use the following steps to determine if your Cuddeback Silver & Blue Series camera is working correctly. Before requesting service, follow these

More information

EARTH PEOPLE TECHNOLOGY. ODIN-LINK BLE + MAXPROLOGIC Development System User Manual

EARTH PEOPLE TECHNOLOGY. ODIN-LINK BLE + MAXPROLOGIC Development System User Manual EARTH PEOPLE TECHNOLOGY ODIN-LINK BLE + MAXPROLOGIC Development System User Manual This User Manual covers the Odin-Link and MaxProLogic Development System. The Odin-Link board includes the Texas Instruments

More information

ByteBlaster II Download Cable User Guide

ByteBlaster II Download Cable User Guide ByteBlaster II Download Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com UG-BBII81204-1.1 P25-10324-00 Document Version: 1.1 Document Date: December 2004 Copyright

More information

Note that FLIP is an Atmel program supplied by Crossware with Atmel s permission.

Note that FLIP is an Atmel program supplied by Crossware with Atmel s permission. INTRODUCTION This manual will guide you through the first steps of getting the SE-8051ICD running with the Crossware 8051 Development Suite and the Atmel Flexible In-System Programming system (FLIP). The

More information

Nios II Development Kit Getting Started User Guide

Nios II Development Kit Getting Started User Guide Nios II Development Kit Getting Started User Guide Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com P25-10108-03 Copyright 2005 Altera Corporation. All

More information

University of Florida EEL 3701 Dr. Eric M. Schwartz Department of Electrical & Computer Engineering Revision 0 12-Jun-16

University of Florida EEL 3701 Dr. Eric M. Schwartz Department of Electrical & Computer Engineering Revision 0 12-Jun-16 Page 1/14 Quartus Tutorial with Basic Graphical Gate Entry and Simulation Example Problem Given the logic equation Y = A*/B + /C, implement this equation using a two input AND gate, a two input OR gate

More information

INTRODUCTION TO DE2 SYSTEM INTERFACES

INTRODUCTION TO DE2 SYSTEM INTERFACES EECS:6660:0xxField Programmable Gate Arrays s08l5a.fm - 1 Lab Assignment #5 INTRODUCTION TO DE2 SYSTEM INTERFACES 1. OBJECTIVES - Becoming familiar with the system interface to seven segment LED displays

More information

Using the Serial FlashLoader With the Quartus II Software

Using the Serial FlashLoader With the Quartus II Software Using the Serial FlashLoader With the Quartus II Software July 2006, ver. 3.0 Application Note 370 Introduction Using the Joint Test Action Group () interface, the Altera Serial FlashLoader (SFL) is the

More information

Cyclone III FPGA Starter Kit User Guide

Cyclone III FPGA Starter Kit User Guide Cyclone III FPGA Starter Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Date: April 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable

More information

MasterBlaster Serial/USB Communications Cable User Guide

MasterBlaster Serial/USB Communications Cable User Guide MasterBlaster Serial/USB Communications Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: July 2004 P25-10322-00 Copyright

More information

TUTORIALS FOR MAX3000A CPLD DEVICES

TUTORIALS FOR MAX3000A CPLD DEVICES TUTORIALS FOR MAX3000A CPLD DEVICES WEL LAB BCD DECODER CONTENTS: INTRODUCTION.. GETTING STARTED. DESIGN ENTRY. PIN ASSIGNMENT. PROGRAMMING CPLD DEVICE. REFERENCES. WEL LAB, IIT BOMBAY Page 2 Introduction:

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip 1 Objectives NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems This lab has been constructed to introduce the development of dedicated embedded system based

More information

AN 839: Design Block Reuse Tutorial

AN 839: Design Block Reuse Tutorial AN 839: Design Block Reuse Tutorial for Intel Arria 10 FPGA Development Board Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip NIOS CPU Based Embedded Computer System on Programmable Chip 1 Lab Objectives EE8205: Embedded Computer Systems NIOS-II SoPC: PART-I This lab has been constructed to introduce the development of dedicated

More information

VC2100 / VC MB Digital Event Recorder

VC2100 / VC MB Digital Event Recorder VC2100 / VC2100 32MB Digital Event Recorder Product Description: This system includes one VS2100 single channel digital event recorder and one color camera. It will automatically have image capture or

More information

Lab 6: Integrated the Decoder with Muti-bit Counter and Programming a FPGA

Lab 6: Integrated the Decoder with Muti-bit Counter and Programming a FPGA Lab 6: Integrated the Decoder with Muti-bit Counter and Programming a FPGA For your report: The problem written in English The flowchart or function table to solve the problem if it is necessary The design

More information

ez80190 Development Kit Quick Start Guide

ez80190 Development Kit Quick Start Guide Introduction Follow this guide to install and begin using your new ez80190 Development Kit from ZiLOG. The setup procedure guides the user through: Software installation and online registration Hardware

More information

Remote Drive. Quick Start Guide. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 0.1.

Remote Drive. Quick Start Guide. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 0.1. Remote Drive Quick Start Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 0.1.1 Date : July 17, 2007 Copyright 2007,.All rights reserved. SLS,

More information

NIOS II Instantiating the Off-chip Trace Logic

NIOS II Instantiating the Off-chip Trace Logic NIOS II Instantiating the Off-chip Trace Logic TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... ICD In-Circuit Debugger... Processor Architecture Manuals... NIOS... NIOS II Application

More information

Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information

Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Copyright 2004 Altera Corporation. All rights

More information

Quick Tutorial for Quartus II & ModelSim Altera

Quick Tutorial for Quartus II & ModelSim Altera Quick Tutorial for Quartus II & ModelSim Altera By Ziqiang Patrick Huang Hudson 213c Ziqiang.huang@duke.edu Download & Installation For Windows or Linux users : Download Quartus II Web Edition v13.0 (ModelSim

More information

ByteBlaster II Parallel Port Download Cable

ByteBlaster II Parallel Port Download Cable ByteBlaster II Parallel Port Download Cable December 2002, Version 1.0 Data Sheet Features Allows PC users to perform the following functions: Program MAX 9000, MAX 7000S, MAX 7000AE, MAX 7000B, MAX 3000A,

More information

Updating Reader Firmware

Updating Reader Firmware SWH-xxxx Readers Updating Reader Firmware Version C0 Document Part Number UM-096 July 2012 OVERVIEW This document describes how to download new firmware to Software House SWH-4xxx readers. The procedure

More information

Building A Custom System-On-A-Chip

Building A Custom System-On-A-Chip Building A Custom System-On-A-Chip Only a few years ago, we could only dream about building our very own custom microprocessor system on a chip. The manufacturing cost for producing a custom chip is just

More information

Draper Commissioner User Manual

Draper Commissioner User Manual Draper Commissioner User Manual Table of Contents Table of Contents...I 1. Getting Started...1 1.1 Initial Startup...1 1.2 Draper Commissioner Startup...1 1.3 Top Panel...1 2. Configuration Screens...2

More information

Debugging Nios II Systems with the SignalTap II Logic Analyzer

Debugging Nios II Systems with the SignalTap II Logic Analyzer Debugging Nios II Systems with the SignalTap II Logic Analyzer May 2007, ver. 1.0 Application Note 446 Introduction As FPGA system designs become more sophisticated and system focused, with increasing

More information

Evaluation board for NXP LPC2103. User Guide. Preliminary Version updated 27 th Aug TechToys Company All Rights Reserved

Evaluation board for NXP LPC2103. User Guide. Preliminary Version updated 27 th Aug TechToys Company All Rights Reserved Evaluation board for NXP LPC2103 User Guide 1 SOFTWARE Download from KEIL web site at http://www.keil.com/demo/ for ARM evaluation software. Limitations to this evaluation copy have been summarized on

More information

Quick Start Guide: RL78G14 Motor Control Starter Kit

Quick Start Guide: RL78G14 Motor Control Starter Kit Document Contents 1.0 Introduction 1 2.0 Board Layout 1 3.0 Stand Alone Demonstration Mode 2 4.0 Installation 3 5.0 Using the GUI 4 6.0 RL78/G14 Programming 6 7.0 RL78/G14 Debugging 7 8.0 Next Steps 8

More information

Avnet Zynq Mini Module Plus Embedded Design

Avnet Zynq Mini Module Plus Embedded Design Avnet Zynq Mini Module Plus Embedded Design Version 1.0 May 2014 1 Introduction This document describes a Zynq standalone OS embedded design implemented and tested on the Avnet Zynq Mini Module Plus. 2

More information

How2Use DT-51 AT89C51XXX BMS. By: IE Team. Picture1 The layout of DT-51 AT89C51XXX BMS

How2Use DT-51 AT89C51XXX BMS. By: IE Team. Picture1 The layout of DT-51 AT89C51XXX BMS DT-51 AT89C51XXX BMS Application Note By: IE Team This Application Note (AN) serves as a tutorial of how to use the DT-51 AT89C51XXX Bootloader Micro System along with its supplementary software. The layout

More information

QUARTUS II Altera Corporation

QUARTUS II Altera Corporation QUARTUS II Quartus II Design Flow Design Entry Timing Constraints Synthesis Placement and Routing Timing, Area, Power Optimization Timing and Power Analyzer Optimized Design 2 Can I still use a Processor?

More information

Nios Soft Core. Development Board User s Guide. Altera Corporation 101 Innovation Drive San Jose, CA (408)

Nios Soft Core. Development Board User s Guide. Altera Corporation 101 Innovation Drive San Jose, CA (408) Nios Soft Core Development Board User s Guide Altera Corporation 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Nios Soft Core Development Board User s Guide Version 1.1 August

More information

University of Massachusetts Amherst Computer Systems Lab 1 (ECE 354) LAB 1 Reference Manual

University of Massachusetts Amherst Computer Systems Lab 1 (ECE 354) LAB 1 Reference Manual University of Massachusetts Amherst Computer Systems Lab 1 (ECE 354) LAB 1 Reference Manual Lab 1: Using NIOS II processor for code execution on FPGA Objectives: 1. Understand the typical design flow in

More information

Tutorial on Quartus II Introduction Using Schematic Designs

Tutorial on Quartus II Introduction Using Schematic Designs Tutorial on Quartus II Introduction Using Schematic Designs (Version 15) 1 Introduction This tutorial presents an introduction to the Quartus II CAD system. It gives a general overview of a typical CAD

More information

Laboratory 4 Design a Muti-bit Counter

Laboratory 4 Design a Muti-bit Counter Laboratory 4 Design a Muti-bit Counter Background A. Approach I: Design 3-bit counter with and clear T-type flip-flop is shown in Figure 1. A T flip-flop is obtained from a JK flip-flop by tying the J

More information

Engineering 303 Digital Logic Design Spring 2017

Engineering 303 Digital Logic Design Spring 2017 Engineering 303 Digital Logic Design Spring 2017 LAB 1 Introduction to Combo Logic and Quartus Deliverables: 0) A Simple Verilog Combinatorial Circuit 1) A Simple Block Diagram Combinatorial Circuit 2)

More information

TOC DX1-K Operations Manual

TOC DX1-K Operations Manual TOC DX1-K Operations Manual - 1 - General Description The TOC DX1-K is a single channel wireless lens control system. The system can be used on most broadcast or cinema lenses. The TOC DX1-K includes a

More information

ByteBlaster II Download Cable User Guide

ByteBlaster II Download Cable User Guide ByteBlaster II Download Cable User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 8.0 Document Version: 1.4 Document Date: July 2008 Copyright 2008 Altera Corporation. All

More information

Nios Ethernet. Development Kit. User Guide January 2002 Version Innovation Drive San Jose, CA (408)

Nios Ethernet. Development Kit. User Guide January 2002 Version Innovation Drive San Jose, CA (408) Nios Ethernet Development Kit User Guide January 2002 Version 2.0 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com UG-NIOSETHERKIT-2.0 Nios Ethernet Development Kit User Guide

More information

Tutorial on Quartus II Introduction Using Verilog Code

Tutorial on Quartus II Introduction Using Verilog Code Tutorial on Quartus II Introduction Using Verilog Code (Version 15) 1 Introduction This tutorial presents an introduction to the Quartus II CAD system. It gives a general overview of a typical CAD flow

More information

Technical Support: CUBE USER MANUAL

Technical Support: CUBE USER MANUAL CUBE THE DESKTOP 3D PRINTER USER MANUAL 2012-12-05 1 Contents 1 Installing software...3 1.1 Installing Python... 3 1.2 Installing ReplicatorG... 5 2 Pre-print checks...9 2.1 Power up...9 2.2 Connect to

More information

Motorized Full-HD IR VP Dome Network Camera

Motorized Full-HD IR VP Dome Network Camera Quick Installation Guide Motorized Full-HD IR VP Dome Network Camera Please read this manual thoroughly before use, and keep it handy for future reference. Quick Installation Guide 1. Description The Network

More information

Registering Your D1 with the System (Windows 2000)

Registering Your D1 with the System (Windows 2000) Registering Your D1 with the System (Windows 2000) Before You Begin Confirm that your OHCI-compliant IEEE 1394 board or card has been correctly recognized by the system. If the board or card has been correctly

More information

Configuring Yamaha MIDI Instruments and Windows 2000

Configuring Yamaha MIDI Instruments and Windows 2000 Configuring Yamaha MIDI Instruments and Windows 2000 Table of Contents: I. MIDI Files vs. Audio Files II. Creating a CD from a Standard MIDI File III. Using Instrument 'MIDI IN and OUT' Connections for

More information

IMPLEMENTING COUNTERS

IMPLEMENTING COUNTERS EECS:6660:0xxField Programmable Gate Arrays s11l1_fpga.fm - 1 Lab Assignment #1 Due Thursday, March 31 2011 IMPLEMENTING COUNTERS 1. OBJECTIVES - learning the VHDL implementation process using Language

More information

Nios Embedded Processor Development Board

Nios Embedded Processor Development Board Nios Embedded Processor Development Board July 2003, ver. 2.2 Data Sheet Introduction Development Board Features Functional Overview This data sheet describes the features and functionality of the Nios

More information

Embedded Vision Processor. CMUcam3 SDK Installation Guide

Embedded Vision Processor. CMUcam3 SDK Installation Guide SDK Installation Guide April 29, 2006 This page intentionally left blank. Contents 1. INTRODUCTION...1 2. INSTALLING DEVELOPMENT TOOLS...2 Cygwin...2 GNU ARM GCC...6 Philips LPC210x FLASH Utility...8 The

More information

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2015

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2015 UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering EEC180A DIGITAL SYSTEMS I Winter 2015 LAB 1: Introduction to Quartus II Schematic Capture and ModelSim Simulation This

More information

Getting Started with STK200 Dragon

Getting Started with STK200 Dragon Getting Started with STK200 Dragon Introduction This guide is designed to get you up and running with main software and hardware. As you work through it, there could be lots of details you do not understand,

More information

EMUL-PPC-PC. Getting Started Guide. Version 1.0

EMUL-PPC-PC. Getting Started Guide. Version 1.0 EMUL-PPC-PC Getting Started Guide Version 1.0 EMUL PowerPC Getting Started Guide Edition1 ICE Technology. All rights reserved worldwide. Contents Warranty Information European CE Requirements User Responsibility

More information

Terasic DE0 Field Programmable Gate Array (FPGA) Development Board

Terasic DE0 Field Programmable Gate Array (FPGA) Development Board Lecture FPGA-01 DE0 FPGA Development Board and Quartus II 9.1 FPGA Design Software Terasic DE0 Field Programmable Gate Array (FPGA) Development Board 1 May 16, 2013 3 Layout and Components of DE0 May 16,

More information

Typical applications where a CPLD may be the best design approach:

Typical applications where a CPLD may be the best design approach: By: Carlos Barberis, dba Bartek Technologies Description of Bartek s CPLD1 development board. For some of us CPLD s are familiar devices and for others just another acronym in the electronic device industry.

More information

Debugging in AVR32 Studio

Debugging in AVR32 Studio Embedded Systems for Mechatronics 1, MF2042 Tutorial Debugging in AVR32 Studio version 2011 10 04 Debugging in AVR32 Studio Debugging is a very powerful tool if you want to have a deeper look into your

More information

AVR Development Board

AVR Development Board CAMPUS COMPONENT Pvt. Ltd. 1 DISCLAIMER Information furnished is believed to be accurate and reliable at the time of publication. However, Campus Component Pvt. Ltd. assumes no responsibility arising from

More information

AMS COCKPIT USERS GUIDE. AMS Cockpit Version 1.1 USERS GUIDE

AMS COCKPIT USERS GUIDE. AMS Cockpit Version 1.1 USERS GUIDE AMS COCKPIT USERS GUIDE Table of Contents AMS Cockpit Version 1.1 USERS GUIDE Revision Date: 1/15/2010 A d v a n c e d M i c r o S y s t e m s, I n c. w w w. s t e p c o n t r o l. c o m i Table of Contents

More information

Lab 2 EECE473 Computer Organization & Architecture University of Maine

Lab 2 EECE473 Computer Organization & Architecture University of Maine Lab 2: Verilog Programming Instructor: Yifeng Zhu 50 Points Objectives: 1. Quatus II Programming assignment: PIN assignments, LEDs, switches; 2. Download and test the design on Altera DE2 board 3. Create

More information

DKAN0011A Setting Up a Nios II System with SDRAM on the DE2

DKAN0011A Setting Up a Nios II System with SDRAM on the DE2 DKAN0011A Setting Up a Nios II System with SDRAM on the DE2 04 November 2009 Introduction This tutorial details how to set up and instantiate a Nios II system on Terasic Technologies, Inc. s DE2 Altera

More information

Exercise 3-1. Program Editing, Using RoboCIM EXERCISE OBJECTIVE

Exercise 3-1. Program Editing, Using RoboCIM EXERCISE OBJECTIVE Exercise 3-1 Program Editing, Using RoboCIM EXERCISE OBJECTIVE In this exercise, you will learn how to modify the points recorded in a RoboCIM program. You will also learn how to insert or delete commands

More information

The Altera UP 3 Board

The Altera UP 3 Board The Altera UP 3 Board Photo: The Altera UP 3 board contains a Cyclone FPGA, external SRAM, SDRAM & Flash memory, and a wide assortment of 110 devices and connectors. 36 Rapid Prototyping of Digital Systems

More information

Note: If QT is not installed you get the following error and the file is still not saved:

Note: If QT is not installed you get the following error and the file is still not saved: Date: 4/17/2002 Originator: TC PSB #: PSB.2002.04.006 Authorization: Reference: N/A Total Pages: 2 Product(s): PhotoPC 3100Z Subject: Panorama Stitcher Light EP and QuickTime 5 This bulletin was created

More information

FPGA Development Board Hardware and I/O Features

FPGA Development Board Hardware and I/O Features CHAPTER 2 FPGA Development Board Hardware and I/O Features Photo: The Altera DE1 board contains a Cyclone II FPGA, external SRAM, SDRAM & Flash memory, and a wide assortment of I/O devices and connectors.

More information

My First FPGA for Altera DE2-115 Board

My First FPGA for Altera DE2-115 Board My First FPGA for Altera DE2-115 Board 數位電路實驗 TA: 吳柏辰 Author: Trumen Outline Complete Your Verilog Design Assign The Device Add a PLL Megafunction Assign the Pins Create a Default TimeQuest SDC File Compile

More information

1. Search for ibaby Care in the App Store under phone apps, or in Google Play for all Android devices.

1. Search for ibaby Care in the App Store under phone apps, or in Google Play for all Android devices. M6 port diagrams Status Light DC Power Camera ID USB Port Reset Button DC Power: 5V DC, 2A power adapter (Use official ibaby brand power adapter only) Status Light: Displays 3 unique patterns to show different

More information

1.2 Discriminate between a laptop and desktop computer

1.2 Discriminate between a laptop and desktop computer Appendix F: Performance Objectives and Assessments Instructional Goal Performance Objective Assessment 1.Identify the computer and the projector that Given images of will be used in the presentation computers

More information

Getting Started Guide RS-EDP & XC167 CPU Module. Version 2 10th June 2010

Getting Started Guide RS-EDP & XC167 CPU Module. Version 2 10th June 2010 Getting Started Guide RS-EDP & XC167 CPU Module Version 2 10th June 2010 Electrocomponents plc Page 1 Contents 1. Introduction 3 2. Development Tool Support 4 2.1 FTDI Based USB to JTAG Converter... 4

More information

Animation and Mechanization Tutorial

Animation and Mechanization Tutorial Animation and Mechanization Tutorial Animation v. Mechanization Animation: Allows the operator to move the standard assembly constraints Distance (Mate, Align and Offset) taking periodic snapshots of the

More information

1. Install Programmer Software

1. Install Programmer Software Notes: Uses IST-12242-001A Programming Pod and 12-position 1 mm flat flex cable. If you encounter any problems while trying to program your unit, please contact Rebecca Afzal via email or call 419-536-5741

More information

Tutorial 1: Basic functions

Tutorial 1: Basic functions Tutorial 1: Basic functions In this tutorial, you will learn the basic functions of CueluxPro. You will learn to patch and control fixtures, program scenes and play them. Note: This is a tutorial created

More information

How to use Leica DISTO D510

How to use Leica DISTO D510 How to use Leica DISTO D510 Switch On and Off The Press key switches and activates the laser in a single press. once quickly to shoot a distance or... Press and hold for 2 seconds to activate continuous

More information

Non-Volatile Configuration Scheme for the Stratix II EP2S60 DSP Development Board

Non-Volatile Configuration Scheme for the Stratix II EP2S60 DSP Development Board Non-Volatile Configuration Scheme for the Stratix II EP2S60 DSP Development Board Qian Liu and S.W. Ellingson October 21, 2008 The Stratix II DSP development board (DSP board) has provided a non-volatile

More information

Version Beta, pre-release. zspace Studio Users Guide

Version Beta, pre-release. zspace Studio Users Guide zspace Studio Users Guide Version 1.0-2014 Beta, pre-release zspace.com zspace Studio Users Guide zspace is a registered trademark of zspace, Inc. All other trademarks are the property of their respective

More information

Silver Series EM Operator Interface Terminal

Silver Series EM Operator Interface Terminal Silver Series EM Operator Interface Terminal Frequently Asked Questions What are the differences between the Silver Series EM models? Generally, the OITs are more alike than they are different. All of

More information