Morphological and Median Adaptive Filters Based on LCBP Rank Filter

Size: px
Start display at page:

Download "Morphological and Median Adaptive Filters Based on LCBP Rank Filter"

Transcription

1 Telfor Journal Vol 5 No Morphologcal and Medan Adaptve Flters Based on LCBP ank Flter Dragana Prokn Member IEEE and Mlan Prokn Member IEEE Abstract The presented medan and morphologcal (mn and ma) flters based on low complet bt-ppelne (LCBP) rank flter provde reduced complet of requred processng hardware due to smlar ppelne stages and the complete absence of sortng networks n comparson wth other solutons FPGA realzaton of bt-ppelne medan and morphologcal flter and adaptve bt-ppelne rank flter accordng to ths paper provdes sgnfcantl hgher mamum operatng frequenc and much smaller used chp resources n comparson wth state-of-the-art sortng methods Kewords Medan flters morphologcal flters adaptve flters ppelne processng FPGA mplementaton I INTODUCTION ANK flterng s a nonlnear flterng operaton wdel used n sgnal processng performed b selectng a sample wth a specfed rank from a one-dmensonal (1D) or multdmensonal wndow of samples [1] ank flterng of 1D sgnal s performed b sldng a wndow of length N nput samples over an nput sgnal The output result (rank sample) of order from N nput samples has nput samples less or equal to the output result as well as N- nput samples greater or equal to the output result (Fg 1) nput ma medan mn wndow Sortng network output Fg 1 ank flterng Medan and morphologcal flters (mnmum and mamum flters) are the most popular specfc cases of rank flters n whch the rank s fed to =k=n/2 (nteger dvson) =0 or =N-1 of the sorted N wndow elements respectvel Medan flters remove mpulse nose wthout blurrng the edges n mages Mnmum and mamum Ths work was partal supported b the Mnstr of Educaton and Scence of the epublc of Serba under grant no T32039 and T32043 Correspondng Dragana Prokn s wth the School of Electrcal and Computer Engneerng of Professonal Studes Vojvode Stepe Belgrade Serba (tel: e-mal: dprokn@vseredurs) Mlan Prokn s wth the Unverst of Belgrade School of Electrcal Engneerng Kng Aleander s Boulevard Belgrade Serba (tel: e-mal: proka@eletfrs) flters are used for growng and contractng regons and lnes n mages durng pattern recognton [2] [3] Algorthms and methods for rank flterng can be classfed nto two categores: bt-level and word-level In most cases onl hardware mplementatons are feasble for real tme sgnal processng applcatons [4] The hardware archtectures for mplementng medan and morphologcal flters are based on dfferent methods: threshold decomposton [5] [6] bt seral [7]-[10] hstogram [11] nsert-delete approach [12] and sortng network based algorthms [13]-[18] Most embodments of medan and morphologcal flters are based on a sortng network Estng sortng algorthms are based on arrangng the elements n ascendng or descendng order and then selectng the output based on a desred rank of the flter Sortng networks are ver smple devces that onl perform compare-echange operatons (Fg 2) Archtectures that use bubble sort approach [16] requre N (2N+1) dual nput sorters Ths method s hghl regular but the hardware requrements ncrease n proporton to the wndow sze The odd-even transposton sortng network [12] s a ppelned structure consstng of N stages wth (N-1)/2 compare and swap unts n each stage (Fg 3) X1 X2 X3 X4 X5 X6 X7 X8 X9 comparator out out ( ) out out ( ) Fg 2 Compare block Fg 3 Odd-even transposton sortng network Each unt operates alternatel on both odd and even pars of W-bt wndow elements At the output of the last stage nput elements wll be sorted n such a manner that the largest element wll be at the top and the medan at the mddle The propagaton dela ncreases wth W Merge sortng algorthms repeatedl merge the pars of sorted X(1) X(2) X(3) X(4) X(5) X(6) X(7) X(8) X(9)

2 124 Telfor Journal Vol 5 No subset untl the entre nput set s sorted Btonc mergesort [17] s a parallel algorthm for sortng It s also used for buldng a sortng network (Fg 4) Fg 4 Merge sortng network The fast algorthm BMSN [18] s based on the mnmum-mamum rank range mergng of the sorted subset whch reduces the number of nput elements at each stage of the sortng network The computatonal complet s further reduced b elmnatng comparators whch do not contrbute to computaton of the partcular desred output rank The throughput of the algorthm s further optmzed b ppelnng Ppelnng s acheved b ntroducng regsters for data storage n order to overlap processng The throughput of ppelned realzaton s lmted b nput/output bandwdth and clock of the sstem Unlke most sortng algorthms where the number of comparators s data dependent BMSN bulds a sortng network that s range dependent The number of elements contendng for the output place s reduced after each consecutve stage of sortng thus a reducton n the number of requred comparators s acheved compared to the conventonal methods The optmzaton n terms of area and speed due to a reducton n the number of comparators also depends on the desred rank of the output Snce the medan s the (N+1)/2 largest value ts search b merge sortng method usuall requres 3(N 2-1)/8 comparsons [1] whle BMSN algorthm requres onl N/2log 2 N comparsons The purpose of ths paper s to descrbe the advantages of usng a LCBP rank flter presented n [8] and [9] n morpholog and adaptve flters LCBP of N nput samples wth W bts each s producng a sngle bt of the output result n each ppelne stage and accumulatng them n order to produce the output result per each clock ccle ndependentl of the number N of nput samples LCBP works wthout sortng networks and maskng regsters contrar to all state-of-the-art methods II ALGOITHM DESCIPTION The sldng wndow comprses N unsgned nteger nput samples X[j] W bts each such as one-dmensonal dgtal sgnal samples: W 1 X [ j] b ( j) 2 (1) 0 b {10} where j = 0N-1 MSBs of all N nput samples X[j] are eamned frst The number of bts wth a zero value n each nput data sample s counted b the N-bt adder of zeros The result of ths adder s compared wth the desred rank and f t s greater than the rank the output of the comparator (the result bt) becomes zero In the net stage bts (MSB-1) wll be eamned and so on untl LSBs After passng through W delang deskew regsters the result bt wll become the MSB of the output result equal to the rank sample (selected nput sample) Table 1 shows an eample where fve unsgned 8-bt words (wth values of and 68 respectvel) are rank ordered The wndow sze s N = 5 and the rank value s =3 The result Y=156= s the thrd smallest among these fve numbers TABLE 1: AN EXAMPLE OF ODEING ALGOITHM Word (X) b 7 b 6 b 5 b 4 b 3 b 2 b 1 b esult (Y) Steps n the algorthm descrbed n [8] [9] are repeated for ever stage n order to generate the output result: Step 1: Get W-bt data samples X[j] j=0n-1 and the nput Step 2: Get the MSBs from k-th stage Count number of zeros If number of zeros >= then Output result bt of the k-th stage Y[k]=0 All other bts n an nput data sample wll be kept n case that MSB s zero All other bts n an nput data sample wll be set n case that MSB s one Else f number of zeros < then Output result bt of the k-th stage Y[k]=1 All other bts n an nput data sample wll be kept n case that MSB s one All other bts n an nput data sample wll be reset n case that MSB s zero Step 3: If k > 0 then k = k-1 epeat Step 2 Step 4: Output Y[W-1:0] III HADWAE IMPLEMENTATION Each control logc block n ppelne stage (Fg 5) passes through or modfes nput sample bts accordng to the aforementoned algorthm SAMPLE SAMPLE Fg 5 One ppelne stage Each control logc block (Fg 6) conssts of control elements (CE) feedng sample regsters n the net stage

3 Prokn and Prokn: Morphologcal and Medan Adaptve Flters Based on LCBP ank Flter 125 (Fg 7) Inputs j are the MSBs of the prevous sample regster and s the approprate output result bt In case that these two bts are dentcal the output j -1 s j -1 Otherwse MSB-1 bt of the net sample regster wll become j e the MSB of the prevous sample regster j W 1 j W 2 j 1 j 0 W 1 j W 2 j 1 j j1 j 1 ( j ) Fg 6 One control logc block j0 The selecton of one of multpleer nputs s provded b the output of XO crcut based on MSB of the prevous sample regster (n a general case j or n ths case jw-1 ) and the comparator output (n a general case or n ths case W-1 ) In case that these two bts are dentcal the multpleer output j-1 s the net bt j-1 (MSB-1) of the prevous sample regster (EG) Otherwse the multpleer output j-1 s the j (MSB) of the prevous sample regster (EG) In the proposed LCBP soluton the rank logc block generatng the output result bt of the approprate weght n each ppelne stage conssts of an N-bt adder and a comparator provdng the least comple soluton n FPGA However ths part can be realzed n an other manner whch s more optmal consderng the utlzaton of hardware resources of the partcular chp After passng through delang deskew regsters n each ppelne stage (Fg 9) the result bt wll become the output result equal to the rank sample (selected nput sample) ESULT j 1 SEL j-1 0 CE ' j-1 DESKEW S Fg 7 One control logc element The operaton of the control logc block (CTL) s presented usng the modfcaton of bts from the prevous sample regster (EG) comprsng nput sample [j] bts j wheren = W-1 0 (Fg 8) After passng through the control block (CTL) modfed values are stored n the net sample regster (EG) as j wheren = W- 2 0 Fg 9 Deskew regsters In cases of mnmum or mamum flter the approprate rank logc block s further smplfed to: Ma: Mn: N N-1 X[ j ] MSB MSB-1 MSB-k LSB EG jw-1 jw-k j0 jw-2 CTL MSB-1 MSB-k LSB ' jw-2 ' jw-k ' j0 EG N-BIT ADDE OF ZEOS C O M P A A T O W-1 Fg 8 The eample of frst stage (W-1) control block LCBP rank/medan flter also benefts from the absence of comple bubble sort selecton sort merge sort quck sort and odd-even transposton sort networks n comparson wth [10]-[18] The decreased complet of LCBP rank/medan flter also provdes smpler routng of sgnals and avods the nserton of addtonal logc cells and logc epanders n sgnal paths IV LCABP MEDIAN FILTE An adaptve medan flter can be consdered as an teratve flter The teratve processng was ntroduced n order to detect and replace corrupted pels onl In each teraton flterng wndows of dfferent szes are utlzed The basc algorthm of the adaptve medan flter descrbed n [17] has four steps: Step 1: Intalze the smallest wndow sze W=3 and mamum wndow sze (W ma )

4 126 Telfor Journal Vol 5 No Step 2: Generate mnmum value mn medan value med and mamum value ma usng the selected rank flter (LCBP n our case) Step 3: Evaluate termnatng condtons If mn < pr < ma then the pel pr s not corrupted b nose and the output value pr s the value of the orgnal pel e pr = pr If mn < pr < ma s not satsfed then the output value pr s the medan of the wndow e pr = med and the processng contnues Step 4: Increase wndow sze W If man pels have the same value then t s mpossble to determne (wth the current wndow sze) whether the pels are corrupted wth hgh ntenst nose or whether t s the constant area wth all pels of the same color Ths s the reason wh wndow sze W has to be ncreased If wndow sze W s smaller than W ma ncrease wndow sze W b two e W=W+2 and repeat the computaton from step 2 If wndow sze W reaches the mamum value W ma the processng ends and the output value s defned as pr = med Although the adaptve medan flter s defned as an teratve flter t s possble to generate the result n a twostep process usng multple LCBP rank flters wth a dfferent number of nputs from 33 to W ma W ma operatng n parallel The mnmum value mn medan value med and mamum value ma are generated n each LCBP rank flter However as these LCBPs have dfferent latences t s necessar to dela outputs of LCBPs wth a smaller wndow sze W n order to have all outputs avalable at the same tme In the second step one output s selected b the selector usng the aforementoned algorthm (Fg 10) WINDOW N N SELECTO Fg 10 Hardware mplementaton of LCABP rank flter V TEST ESULTS LCBP flterng algorthm s relatvel smple allowng straghtforward hardware mplementaton VHDL desgn of LCBP medan mn and ma flters have been compled and smulated usng Xln ISE Desgn Sute v111 n Xln FPGA Vrte II E (Table 2) and Xln FPGA Vrte II Pro (Tables 3 and 4) Test results clearl demonstrate a sgnfcantl hgher mamum operatng frequenc and much smaller used chp resources n comparson wth bt-ppelne flters based on sortng methods [17] [18] Furthermore conventonal sortng algorthms are not practcal for larger wndow szes (55 77 and bgger) due to the growth of the sort network wth the square of the wndow sze as well as a sgnfcant decrease n mamum operatng frequenc [18] In addton to fve tmes less resource requrements of LCBP flter for the 33 wndow and seven tmes less for the 55 wndow than BMSN (Table 2) the mamum operatng frequenc of LCBP flter s almost fve tmes hgher for the 33 wndow and more than ten tmes hgher for the 55 wndow It should also be noted that the mamum operatng frequenc of LCBP flter s decreased about 2% for the 55 wndow n comparson wth the 33 wndow whle a decrease n the mamum operatng frequenc of BMSN the flter s greater than 50% The number of nput / output ports of LCBP flter ncreases proportonall wth the ncrease n wndow sze whle the requred number of nput / output ports for BMSN flter mplementaton wth the 55 wndow s almost doubled n comparson wth the 33 wndow due to the complet of the method Based on Table 3 t can be concluded that standard sortng algorthms used n the mplementaton of a medan flter [17] have resource requrements whch are hgher on the average 25 tmes (for the 55 wndow) to 67 tmes (for the 99 wndow) n comparson wth LCBP medan flter Smultaneousl LCBP flter has a hgher operatng frequenc for the 55 wndow appromatel the same frequenc for the 77 wndow and a 1% lower frequenc for the 99 wndow n comparson wth [17] LCBP medan flter used n the mplementaton of an adaptve flter based on the test results shown n Table 4 for all wndow szes has a mamum operatng frequenc whch s 10MHz hgher on the average than the methods descrbed n [17] Wndow sze TABLE 2: MEDIAN MIN AND MAX FILTES IN XILINX FPGA VITEX E FPGA VITEX-E ank LCBP rank flter BMSN [18] Flp flops SLICEs IOB f ma [MHz] Flp flops SLICEs IOB f ma [MHz] medan /12288 (4%) 81/ /12288 (21%) 89/ mn /12288 (4%) 81/ /12288 (20%) 89/ ma /12288 (4%) 81/ /12288 (20%) 89/ medan /12288 (6%) 209/ /12288 (46%) 393/ mn /12288 (6%) 209/ /12288 (42%) 393/ ma /12288 (6%) 209/ /12288 (42%) 393/

5 Prokn and Prokn: Morphologcal and Medan Adaptve Flters Based on LCBP ank Flter 127 Number N of nput samples n a wndow (WW) LCBP medan flter TABLE 3: MEDIAN FILTES IN XILINX FPGA VITEX II PO FPGA VITEX II Pro Odd-even merge sortng network Method [17] Btonc sortng network f ma [MHz] SLICEs f ma [MHz] SLICEs f ma [MHz] SLICEs 25 (55) /23616 (3%) /23616 (7%) /23616 (7%) 49 (77) /23616 (4%) /23616 (19%) /23616 (20%) 81 (99) /23616 (7%) /23616 (41%) /23616 (44%) Mamum number N of nput samples n a wndow (W ma W ma ) TABLE 4: ADAPTIVE MEDIAN FILTES IN XILINX FPGA VITEX II PO LCABP medan flter FPGA VITEX II Pro Odd-even merge sortng network Method [17] Btonc sortng network f ma [MHz] Slces f ma [MHz] Slces f ma [MHz] Slces 25 (55) /23616 (6%) /23616 (9%) /23616 (9%) 49 (77) /23616 (13%) /23616 (31%) /23616 (28%) 81 (99) /23616 (24%) /23616 (77%) /23616 (70%) VI CONCLUSION In ths paper the comparson of FPGA realzatons of varous rank flterng methods s presented For realzatons dfferent FPGA platforms are used The proposed LCBP method provdes not onl a smple ppelned archtecture but also a hghl regular structure wth repeated modules LCABP requres sgnfcantl less chp resources n comparson wth the best sortng networks used n state-of-the-art morphologcal and adaptve flters The hardware mplementaton of morphologcal and medan adaptve flters based on LCBP rank flter can easl ft nto modern FPGAs leavng enough resources to mplement other processng logc The mamum clock rate of the desgned flter meets the demands of real-tme applcatons [19] [20] EFEENCES [1] S Marshall Logc-based Nonlnear Image Processng Bellngham Washngton 2007 pp [2] T Chen and H Wu Space varant medan flters for the restoraton of mpulse nose corrupted mages IEEE Trans Crcuts Sst II vol 48 no 8 pp Aug 2001 [3] D S chards VLSI medan flters IEEE Trans Acoust Speech Sgnal Process vol 38 no 1 pp Jan 1990 [4] J Gl and M Werman Computng 2D mn medan and ma flters IEEE Trans Pattern Anal Mach Intell vol 15 no 5 pp [5] J Ftch E Cole N Gallagher C Jr Threshold decomposton of multdmensonal ranked order operatons IEEE Trans Crcuts Sst vol 32 no 5 pp [6] L W Chang and S S Yu A New Implementaton of Generalzed Order Statstcs Flter b Threshold Decomposton IEEE Trans Sgnal Proc vol 40 pp [7] C Chang and V Punam A real-tme bt-seral rank flter mplementaton usng Xln FPGA n Proc SPIE eal-tme Image Processng Jan 2008 vol 6811 pp 68110F (1-8) [8] D Prokn and M Prokn eal-tme ppelned rank flter Int J Imagng Scence Eng vol 1 no 1 pp [9] D Prokn and M Prokn Low hardware complet ppelned rank flter IEEE Trans Crcuts Sst II Ep Brefs vol 57 no 6 pp [10] T W Lee J H Lee and S B Choo FPGA mplementaton of a 33 wndow medan flter based on a new effcent bt-seral sortng algorthm n Proc 7th Korea-ussa Int Smp KOUS 2003 pp [11] S A Fahm P Y K Cheung and W Luk Novel FPGA-based mplementaton of medan and weghted medan flters for mage processng n Proc Int Conf Feld Programmable Logc and Applcatons Aug 2005 pp [12] T S Huang G J Yang G Y Tang Fast two dmensonal medan flterng algorthm IEEE Trans Accoust Speech Sgnal Proc vol ASSP-27 pp [13] B K Kar and D K Pradhan A new algorthm for order statstc and sortng IEEE Trans Sgnal Process vol 41 no 8 pp Aug 1993 [14] K Oflazer Desgn and mplementaton of a sngle chp 1-D medan flter IEEE Trans Acoust Speech Sgnal Processng vol 31 no 5 pp Oct 1983 [15] L W Chang and J H Ln A bt-level sstolc arra for medan flter IEEE Trans Sgnal Process vol 40 no 8 pp Aug 1992 [16] K Benkrd D Crookes and A Benkrd Desgn and mplementaton of a novel algorthm for general purpose medan flterng on FPGAs n Proc IEEE Int Smp Crcuts Sst 2002 vol 4 pp [17] Z Vascek and L Sekanna Novel hardware mplementaton of adaptve medan flters n Proc 11th IEEE Desgn and Dagnostcs of Electronc Crcuts and Sstems Workshop Apr 2008 pp 1-6 [18] S M Meena and K Lnganagouda ank based merge sortng network archtecture for 2D medan and morphologcal flters n Proc Int Advance Computng Conf Mart 2009 pp [19] J Scott M Pusater and M U Mushtaq; Comparson of 2D medan flter hardware mplementatons for real-tme stereo vdeo n Proc 37th IEEE Appled Imager Pattern ecognton Workshop Oct 2008 pp 1 6 [20] V Vjakumar D Ebenezer and P T Vanath Detal preservng medan based flter for mpulse nose removal n dgtal mages n Proc 9th Int Conf Sgnal Processng Oct 2008 pp

Programming in Fortran 90 : 2017/2018

Programming in Fortran 90 : 2017/2018 Programmng n Fortran 90 : 2017/2018 Programmng n Fortran 90 : 2017/2018 Exercse 1 : Evaluaton of functon dependng on nput Wrte a program who evaluate the functon f (x,y) for any two user specfed values

More information

TN348: Openlab Module - Colocalization

TN348: Openlab Module - Colocalization TN348: Openlab Module - Colocalzaton Topc The Colocalzaton module provdes the faclty to vsualze and quantfy colocalzaton between pars of mages. The Colocalzaton wndow contans a prevew of the two mages

More information

CSCI 104 Sorting Algorithms. Mark Redekopp David Kempe

CSCI 104 Sorting Algorithms. Mark Redekopp David Kempe CSCI 104 Sortng Algorthms Mark Redekopp Davd Kempe Algorthm Effcency SORTING 2 Sortng If we have an unordered lst, sequental search becomes our only choce If we wll perform a lot of searches t may be benefcal

More information

An Optimal Algorithm for Prufer Codes *

An Optimal Algorithm for Prufer Codes * J. Software Engneerng & Applcatons, 2009, 2: 111-115 do:10.4236/jsea.2009.22016 Publshed Onlne July 2009 (www.scrp.org/journal/jsea) An Optmal Algorthm for Prufer Codes * Xaodong Wang 1, 2, Le Wang 3,

More information

Virtual Memory. Background. No. 10. Virtual Memory: concept. Logical Memory Space (review) Demand Paging(1) Virtual Memory

Virtual Memory. Background. No. 10. Virtual Memory: concept. Logical Memory Space (review) Demand Paging(1) Virtual Memory Background EECS. Operatng System Fundamentals No. Vrtual Memory Prof. Hu Jang Department of Electrcal Engneerng and Computer Scence, York Unversty Memory-management methods normally requres the entre process

More information

A Binarization Algorithm specialized on Document Images and Photos

A Binarization Algorithm specialized on Document Images and Photos A Bnarzaton Algorthm specalzed on Document mages and Photos Ergna Kavalleratou Dept. of nformaton and Communcaton Systems Engneerng Unversty of the Aegean kavalleratou@aegean.gr Abstract n ths paper, a

More information

Cost-Effective Video Filtering Solution for Real-Time Vision Systems

Cost-Effective Video Filtering Solution for Real-Time Vision Systems EURASIP Journal on Appled Sgnal Processng 2005:13, 2026 2042 c 2005 Vktor Fscher et al. Cost-Effectve Vdeo Flterng Soluton for Real-Tme Vson Systems Vktor Fscher Laboratore Tratement du Sgnal et Instrumentaton,

More information

FPGA Based Fixed Width 4 4, 6 6, 8 8 and Bit Multipliers using Spartan-3AN

FPGA Based Fixed Width 4 4, 6 6, 8 8 and Bit Multipliers using Spartan-3AN IJCSNS Internatonal Journal of Computer Scence and Network Securty, VOL.11 No.2, February 211 61 FPGA Based Fxed Wdth 4 4, 6 6, 8 8 and 12 12-Bt Multplers usng Spartan-3AN Muhammad H. Ras and Mohamed H.

More information

A Modified Median Filter for the Removal of Impulse Noise Based on the Support Vector Machines

A Modified Median Filter for the Removal of Impulse Noise Based on the Support Vector Machines A Modfed Medan Flter for the Removal of Impulse Nose Based on the Support Vector Machnes H. GOMEZ-MORENO, S. MALDONADO-BASCON, F. LOPEZ-FERRERAS, M. UTRILLA- MANSO AND P. GIL-JIMENEZ Departamento de Teoría

More information

Load Balancing for Hex-Cell Interconnection Network

Load Balancing for Hex-Cell Interconnection Network Int. J. Communcatons, Network and System Scences,,, - Publshed Onlne Aprl n ScRes. http://www.scrp.org/journal/jcns http://dx.do.org/./jcns.. Load Balancng for Hex-Cell Interconnecton Network Saher Manaseer,

More information

Conditional Speculative Decimal Addition*

Conditional Speculative Decimal Addition* Condtonal Speculatve Decmal Addton Alvaro Vazquez and Elsardo Antelo Dep. of Electronc and Computer Engneerng Unv. of Santago de Compostela, Span Ths work was supported n part by Xunta de Galca under grant

More information

Compiler Design. Spring Register Allocation. Sample Exercises and Solutions. Prof. Pedro C. Diniz

Compiler Design. Spring Register Allocation. Sample Exercises and Solutions. Prof. Pedro C. Diniz Compler Desgn Sprng 2014 Regster Allocaton Sample Exercses and Solutons Prof. Pedro C. Dnz USC / Informaton Scences Insttute 4676 Admralty Way, Sute 1001 Marna del Rey, Calforna 90292 pedro@s.edu Regster

More information

FPGA Implementation of CORDIC Algorithms for Sine and Cosine Generator

FPGA Implementation of CORDIC Algorithms for Sine and Cosine Generator The 5th Internatonal Conference on Electrcal Engneerng and Informatcs 25 August -, 25, Bal, Indonesa FPGA Implementaton of CORDIC Algorthms for Sne and Cosne Generator Antonus P. Renardy, Nur Ahmad, Ashbr

More information

Parallelism for Nested Loops with Non-uniform and Flow Dependences

Parallelism for Nested Loops with Non-uniform and Flow Dependences Parallelsm for Nested Loops wth Non-unform and Flow Dependences Sam-Jn Jeong Dept. of Informaton & Communcaton Engneerng, Cheonan Unversty, 5, Anseo-dong, Cheonan, Chungnam, 330-80, Korea. seong@cheonan.ac.kr

More information

Outline. Digital Systems. C.2: Gates, Truth Tables and Logic Equations. Truth Tables. Logic Gates 9/8/2011

Outline. Digital Systems. C.2: Gates, Truth Tables and Logic Equations. Truth Tables. Logic Gates 9/8/2011 9/8/2 2 Outlne Appendx C: The Bascs of Logc Desgn TDT4255 Computer Desgn Case Study: TDT4255 Communcaton Module Lecture 2 Magnus Jahre 3 4 Dgtal Systems C.2: Gates, Truth Tables and Logc Equatons All sgnals

More information

THE PULL-PUSH ALGORITHM REVISITED

THE PULL-PUSH ALGORITHM REVISITED THE PULL-PUSH ALGORITHM REVISITED Improvements, Computaton of Pont Denstes, and GPU Implementaton Martn Kraus Computer Graphcs & Vsualzaton Group, Technsche Unverstät München, Boltzmannstraße 3, 85748

More information

A method for real-time implementation of HOG feature extraction

A method for real-time implementation of HOG feature extraction Invted Paper A method for real-tme mplementaton of HO feature etracton LUO Ha-bo 134 YU Xn-rong 1345 LIU Hong-me 5 DIN Qng-ha 6 1. Shenang Insttute of Automaton Chnese Academ of Scences Shenang 110016

More information

Assembler. Building a Modern Computer From First Principles.

Assembler. Building a Modern Computer From First Principles. Assembler Buldng a Modern Computer From Frst Prncples www.nand2tetrs.org Elements of Computng Systems, Nsan & Schocken, MIT Press, www.nand2tetrs.org, Chapter 6: Assembler slde Where we are at: Human Thought

More information

Problem Set 3 Solutions

Problem Set 3 Solutions Introducton to Algorthms October 4, 2002 Massachusetts Insttute of Technology 6046J/18410J Professors Erk Demane and Shaf Goldwasser Handout 14 Problem Set 3 Solutons (Exercses were not to be turned n,

More information

Learning the Kernel Parameters in Kernel Minimum Distance Classifier

Learning the Kernel Parameters in Kernel Minimum Distance Classifier Learnng the Kernel Parameters n Kernel Mnmum Dstance Classfer Daoqang Zhang 1,, Songcan Chen and Zh-Hua Zhou 1* 1 Natonal Laboratory for Novel Software Technology Nanjng Unversty, Nanjng 193, Chna Department

More information

Array transposition in CUDA shared memory

Array transposition in CUDA shared memory Array transposton n CUDA shared memory Mke Gles February 19, 2014 Abstract Ths short note s nspred by some code wrtten by Jeremy Appleyard for the transposton of data through shared memory. I had some

More information

A fast algorithm for color image segmentation

A fast algorithm for color image segmentation Unersty of Wollongong Research Onlne Faculty of Informatcs - Papers (Arche) Faculty of Engneerng and Informaton Scences 006 A fast algorthm for color mage segmentaton L. Dong Unersty of Wollongong, lju@uow.edu.au

More information

Resource Efficient Design and Implementation of Standard and Truncated Multipliers using FPGAs

Resource Efficient Design and Implementation of Standard and Truncated Multipliers using FPGAs Proceedngs of the World Congress on Engneerng 2011 Vol II, July 6-8, 2011, London, U.K. Resource Effcent Desgn and Implementaton of Standard and Truncated Multplers usng FPGAs Muhammad H. Ras, Member,

More information

Enhanced AMBTC for Image Compression using Block Classification and Interpolation

Enhanced AMBTC for Image Compression using Block Classification and Interpolation Internatonal Journal of Computer Applcatons (0975 8887) Volume 5 No.0, August 0 Enhanced AMBTC for Image Compresson usng Block Classfcaton and Interpolaton S. Vmala Dept. of Comp. Scence Mother Teresa

More information

VLSI Architecture for An Object Change Detector for Visual Sensors

VLSI Architecture for An Object Change Detector for Visual Sensors VLSI Archtecture for An Object Change Detector for Vsual Sensors R. Agular-Ponce, J. Tesser, A. Baker, C. Emmela, J. Das, J. L. Tecpanecatl-Xhutl, A. Kumar, and M. Baoum Center for Advance Computer Studes

More information

CHAPTER 4 PARALLEL PREFIX ADDER

CHAPTER 4 PARALLEL PREFIX ADDER 93 CHAPTER 4 PARALLEL PREFIX ADDER 4.1 INTRODUCTION VLSI Integer adders fnd applcatons n Arthmetc and Logc Unts (ALUs), mcroprocessors and memory addressng unts. Speed of the adder often decdes the mnmum

More information

Sequential search. Building Java Programs Chapter 13. Sequential search. Sequential search

Sequential search. Building Java Programs Chapter 13. Sequential search. Sequential search Sequental search Buldng Java Programs Chapter 13 Searchng and Sortng sequental search: Locates a target value n an array/lst by examnng each element from start to fnsh. How many elements wll t need to

More information

Sorting. Sorted Original. index. index

Sorting. Sorted Original. index. index 1 Unt 16 Sortng 2 Sortng Sortng requres us to move data around wthn an array Allows users to see and organze data more effcently Behnd the scenes t allows more effectve searchng of data There are MANY

More information

RADIX-10 PARALLEL DECIMAL MULTIPLIER

RADIX-10 PARALLEL DECIMAL MULTIPLIER RADIX-10 PARALLEL DECIMAL MULTIPLIER 1 MRUNALINI E. INGLE & 2 TEJASWINI PANSE 1&2 Electroncs Engneerng, Yeshwantrao Chavan College of Engneerng, Nagpur, Inda E-mal : mrunalngle@gmal.com, tejaswn.deshmukh@gmal.com

More information

Lecture 5: Multilayer Perceptrons

Lecture 5: Multilayer Perceptrons Lecture 5: Multlayer Perceptrons Roger Grosse 1 Introducton So far, we ve only talked about lnear models: lnear regresson and lnear bnary classfers. We noted that there are functons that can t be represented

More information

NUMERICAL SOLVING OPTIMAL CONTROL PROBLEMS BY THE METHOD OF VARIATIONS

NUMERICAL SOLVING OPTIMAL CONTROL PROBLEMS BY THE METHOD OF VARIATIONS ARPN Journal of Engneerng and Appled Scences 006-017 Asan Research Publshng Network (ARPN). All rghts reserved. NUMERICAL SOLVING OPTIMAL CONTROL PROBLEMS BY THE METHOD OF VARIATIONS Igor Grgoryev, Svetlana

More information

Parallel matrix-vector multiplication

Parallel matrix-vector multiplication Appendx A Parallel matrx-vector multplcaton The reduced transton matrx of the three-dmensonal cage model for gel electrophoress, descrbed n secton 3.2, becomes excessvely large for polymer lengths more

More information

Mallathahally, Bangalore, India 1 2

Mallathahally, Bangalore, India 1 2 7 IMPLEMENTATION OF HIGH PERFORMANCE BINARY SQUARER PRADEEP M C, RAMESH S, Department of Electroncs and Communcaton Engneerng, Dr. Ambedkar Insttute of Technology, Mallathahally, Bangalore, Inda pradeepmc@gmal.com,

More information

Sorting Review. Sorting. Comparison Sorting. CSE 680 Prof. Roger Crawfis. Assumptions

Sorting Review. Sorting. Comparison Sorting. CSE 680 Prof. Roger Crawfis. Assumptions Sortng Revew Introducton to Algorthms Qucksort CSE 680 Prof. Roger Crawfs Inserton Sort T(n) = Θ(n 2 ) In-place Merge Sort T(n) = Θ(n lg(n)) Not n-place Selecton Sort (from homework) T(n) = Θ(n 2 ) In-place

More information

2D Raster Graphics. Integer grid Sequential (left-right, top-down) scan. Computer Graphics

2D Raster Graphics. Integer grid Sequential (left-right, top-down) scan. Computer Graphics 2D Graphcs 2D Raster Graphcs Integer grd Sequental (left-rght, top-down scan j Lne drawng A ver mportant operaton used frequentl, block dagrams, bar charts, engneerng drawng, archtecture plans, etc. curves

More information

A Fast Visual Tracking Algorithm Based on Circle Pixels Matching

A Fast Visual Tracking Algorithm Based on Circle Pixels Matching A Fast Vsual Trackng Algorthm Based on Crcle Pxels Matchng Zhqang Hou hou_zhq@sohu.com Chongzhao Han czhan@mal.xjtu.edu.cn Ln Zheng Abstract: A fast vsual trackng algorthm based on crcle pxels matchng

More information

High-Boost Mesh Filtering for 3-D Shape Enhancement

High-Boost Mesh Filtering for 3-D Shape Enhancement Hgh-Boost Mesh Flterng for 3-D Shape Enhancement Hrokazu Yagou Λ Alexander Belyaev y Damng We z Λ y z ; ; Shape Modelng Laboratory, Unversty of Azu, Azu-Wakamatsu 965-8580 Japan y Computer Graphcs Group,

More information

A Fast Content-Based Multimedia Retrieval Technique Using Compressed Data

A Fast Content-Based Multimedia Retrieval Technique Using Compressed Data A Fast Content-Based Multmeda Retreval Technque Usng Compressed Data Borko Furht and Pornvt Saksobhavvat NSF Multmeda Laboratory Florda Atlantc Unversty, Boca Raton, Florda 3343 ABSTRACT In ths paper,

More information

Newton-Raphson division module via truncated multipliers

Newton-Raphson division module via truncated multipliers Newton-Raphson dvson module va truncated multplers Alexandar Tzakov Department of Electrcal and Computer Engneerng Illnos Insttute of Technology Chcago,IL 60616, USA Abstract Reducton n area and power

More information

Analysis of Min Sum Iterative Decoder using Buffer Insertion

Analysis of Min Sum Iterative Decoder using Buffer Insertion Analyss of Mn Sum Iteratve ecoder usng Buffer Inserton Saravanan Swapna M.E II year, ept of ECE SSN College of Engneerng M. Anbuselv Assstant Professor, ept of ECE SSN College of Engneerng S.Salvahanan

More information

Specifications in 2001

Specifications in 2001 Specfcatons n 200 MISTY (updated : May 3, 2002) September 27, 200 Mtsubsh Electrc Corporaton Block Cpher Algorthm MISTY Ths document shows a complete descrpton of encrypton algorthm MISTY, whch are secret-key

More information

A mathematical programming approach to the analysis, design and scheduling of offshore oilfields

A mathematical programming approach to the analysis, design and scheduling of offshore oilfields 17 th European Symposum on Computer Aded Process Engneerng ESCAPE17 V. Plesu and P.S. Agach (Edtors) 2007 Elsever B.V. All rghts reserved. 1 A mathematcal programmng approach to the analyss, desgn and

More information

A RECONFIGURABLE ARCHITECTURE FOR MULTI-GIGABIT SPEED CONTENT-BASED ROUTING. James Moscola, Young H. Cho, John W. Lockwood

A RECONFIGURABLE ARCHITECTURE FOR MULTI-GIGABIT SPEED CONTENT-BASED ROUTING. James Moscola, Young H. Cho, John W. Lockwood A RECONFIGURABLE ARCHITECTURE FOR MULTI-GIGABIT SPEED CONTENT-BASED ROUTING James Moscola, Young H. Cho, John W. Lockwood Dept. of Computer Scence and Engneerng Washngton Unversty, St. Lous, MO {jmm5,

More information

THE low-density parity-check (LDPC) code is getting

THE low-density parity-check (LDPC) code is getting Implementng the NASA Deep Space LDPC Codes for Defense Applcatons Wley H. Zhao, Jeffrey P. Long 1 Abstract Selected codes from, and extended from, the NASA s deep space low-densty party-check (LDPC) codes

More information

Design and Analysis of Algorithms

Design and Analysis of Algorithms Desgn and Analyss of Algorthms Heaps and Heapsort Reference: CLRS Chapter 6 Topcs: Heaps Heapsort Prorty queue Huo Hongwe Recap and overvew The story so far... Inserton sort runnng tme of Θ(n 2 ); sorts

More information

Repeater Insertion for Two-Terminal Nets in Three-Dimensional Integrated Circuits

Repeater Insertion for Two-Terminal Nets in Three-Dimensional Integrated Circuits Repeater Inserton for Two-Termnal Nets n Three-Dmensonal Integrated Crcuts Hu Xu, Vasls F. Pavlds, and Govann De Mchel LSI - EPFL, CH-5, Swtzerland, {hu.xu,vasleos.pavlds,govann.demchel}@epfl.ch Abstract.

More information

Assignment # 2. Farrukh Jabeen Algorithms 510 Assignment #2 Due Date: June 15, 2009.

Assignment # 2. Farrukh Jabeen Algorithms 510 Assignment #2 Due Date: June 15, 2009. Farrukh Jabeen Algorthms 51 Assgnment #2 Due Date: June 15, 29. Assgnment # 2 Chapter 3 Dscrete Fourer Transforms Implement the FFT for the DFT. Descrbed n sectons 3.1 and 3.2. Delverables: 1. Concse descrpton

More information

Simulation Based Analysis of FAST TCP using OMNET++

Simulation Based Analysis of FAST TCP using OMNET++ Smulaton Based Analyss of FAST TCP usng OMNET++ Umar ul Hassan 04030038@lums.edu.pk Md Term Report CS678 Topcs n Internet Research Sprng, 2006 Introducton Internet traffc s doublng roughly every 3 months

More information

Explicit Formulas and Efficient Algorithm for Moment Computation of Coupled RC Trees with Lumped and Distributed Elements

Explicit Formulas and Efficient Algorithm for Moment Computation of Coupled RC Trees with Lumped and Distributed Elements Explct Formulas and Effcent Algorthm for Moment Computaton of Coupled RC Trees wth Lumped and Dstrbuted Elements Qngan Yu and Ernest S.Kuh Electroncs Research Lab. Unv. of Calforna at Berkeley Berkeley

More information

6.854 Advanced Algorithms Petar Maymounkov Problem Set 11 (November 23, 2005) With: Benjamin Rossman, Oren Weimann, and Pouya Kheradpour

6.854 Advanced Algorithms Petar Maymounkov Problem Set 11 (November 23, 2005) With: Benjamin Rossman, Oren Weimann, and Pouya Kheradpour 6.854 Advanced Algorthms Petar Maymounkov Problem Set 11 (November 23, 2005) Wth: Benjamn Rossman, Oren Wemann, and Pouya Kheradpour Problem 1. We reduce vertex cover to MAX-SAT wth weghts, such that the

More information

Parallel Inverse Halftoning by Look-Up Table (LUT) Partitioning

Parallel Inverse Halftoning by Look-Up Table (LUT) Partitioning Parallel Inverse Halftonng by Look-Up Table (LUT) Parttonng Umar F. Sddq and Sadq M. Sat umar@ccse.kfupm.edu.sa, sadq@kfupm.edu.sa KFUPM Box: Department of Computer Engneerng, Kng Fahd Unversty of Petroleum

More information

Area Efficient Self Timed Adders For Low Power Applications in VLSI

Area Efficient Self Timed Adders For Low Power Applications in VLSI ISSN(Onlne): 2319-8753 ISSN (Prnt) :2347-6710 Internatonal Journal of Innovatve Research n Scence, Engneerng and Technology (An ISO 3297: 2007 Certfed Organzaton) Area Effcent Self Tmed Adders For Low

More information

Outline. Self-Organizing Maps (SOM) US Hebbian Learning, Cntd. The learning rule is Hebbian like:

Outline. Self-Organizing Maps (SOM) US Hebbian Learning, Cntd. The learning rule is Hebbian like: Self-Organzng Maps (SOM) Turgay İBRİKÇİ, PhD. Outlne Introducton Structures of SOM SOM Archtecture Neghborhoods SOM Algorthm Examples Summary 1 2 Unsupervsed Hebban Learnng US Hebban Learnng, Cntd 3 A

More information

CS1100 Introduction to Programming

CS1100 Introduction to Programming Factoral (n) Recursve Program fact(n) = n*fact(n-) CS00 Introducton to Programmng Recurson and Sortng Madhu Mutyam Department of Computer Scence and Engneerng Indan Insttute of Technology Madras nt fact

More information

We Two Seismic Interference Attenuation Methods Based on Automatic Detection of Seismic Interference Moveout

We Two Seismic Interference Attenuation Methods Based on Automatic Detection of Seismic Interference Moveout We 14 15 Two Sesmc Interference Attenuaton Methods Based on Automatc Detecton of Sesmc Interference Moveout S. Jansen* (Unversty of Oslo), T. Elboth (CGG) & C. Sanchs (CGG) SUMMARY The need for effcent

More information

Using Delayed Addition Techniques to Accelerate Integer and Floating-Point Calculations in Configurable Hardware

Using Delayed Addition Techniques to Accelerate Integer and Floating-Point Calculations in Configurable Hardware Draft submtted for publcaton. Please do not dstrbute Usng Delayed Addton echnques to Accelerate Integer and Floatng-Pont Calculatons n Confgurable Hardware Zhen Luo, Nonmember and Margaret Martonos, Member,

More information

Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material adapted from Hennessy & Patterson / 2003 Elsevier

Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material adapted from Hennessy & Patterson / 2003 Elsevier Some materal adapted from Mohamed Youns, UMBC CMSC 611 Spr 2003 course sldes Some materal adapted from Hennessy & Patterson / 2003 Elsever Scence Performance = 1 Executon tme Speedup = Performance (B)

More information

Classifying Acoustic Transient Signals Using Artificial Intelligence

Classifying Acoustic Transient Signals Using Artificial Intelligence Classfyng Acoustc Transent Sgnals Usng Artfcal Intellgence Steve Sutton, Unversty of North Carolna At Wlmngton (suttons@charter.net) Greg Huff, Unversty of North Carolna At Wlmngton (jgh7476@uncwl.edu)

More information

A MOVING MESH APPROACH FOR SIMULATION BUDGET ALLOCATION ON CONTINUOUS DOMAINS

A MOVING MESH APPROACH FOR SIMULATION BUDGET ALLOCATION ON CONTINUOUS DOMAINS Proceedngs of the Wnter Smulaton Conference M E Kuhl, N M Steger, F B Armstrong, and J A Jones, eds A MOVING MESH APPROACH FOR SIMULATION BUDGET ALLOCATION ON CONTINUOUS DOMAINS Mark W Brantley Chun-Hung

More information

Feature Reduction and Selection

Feature Reduction and Selection Feature Reducton and Selecton Dr. Shuang LIANG School of Software Engneerng TongJ Unversty Fall, 2012 Today s Topcs Introducton Problems of Dmensonalty Feature Reducton Statstc methods Prncpal Components

More information

A PATTERN RECOGNITION APPROACH TO IMAGE SEGMENTATION

A PATTERN RECOGNITION APPROACH TO IMAGE SEGMENTATION 1 THE PUBLISHING HOUSE PROCEEDINGS OF THE ROMANIAN ACADEMY, Seres A, OF THE ROMANIAN ACADEMY Volume 4, Number 2/2003, pp.000-000 A PATTERN RECOGNITION APPROACH TO IMAGE SEGMENTATION Tudor BARBU Insttute

More information

Module Management Tool in Software Development Organizations

Module Management Tool in Software Development Organizations Journal of Computer Scence (5): 8-, 7 ISSN 59-66 7 Scence Publcatons Management Tool n Software Development Organzatons Ahmad A. Al-Rababah and Mohammad A. Al-Rababah Faculty of IT, Al-Ahlyyah Amman Unversty,

More information

The Codesign Challenge

The Codesign Challenge ECE 4530 Codesgn Challenge Fall 2007 Hardware/Software Codesgn The Codesgn Challenge Objectves In the codesgn challenge, your task s to accelerate a gven software reference mplementaton as fast as possble.

More information

Image Representation & Visualization Basic Imaging Algorithms Shape Representation and Analysis. outline

Image Representation & Visualization Basic Imaging Algorithms Shape Representation and Analysis. outline mage Vsualzaton mage Vsualzaton mage Representaton & Vsualzaton Basc magng Algorthms Shape Representaton and Analyss outlne mage Representaton & Vsualzaton Basc magng Algorthms Shape Representaton and

More information

A Novel Accurate Algorithm to Ellipse Fitting for Iris Boundary Using Most Iris Edges. Mohammad Reza Mohammadi 1, Abolghasem Raie 2

A Novel Accurate Algorithm to Ellipse Fitting for Iris Boundary Using Most Iris Edges. Mohammad Reza Mohammadi 1, Abolghasem Raie 2 A Novel Accurate Algorthm to Ellpse Fttng for Irs Boundar Usng Most Irs Edges Mohammad Reza Mohammad 1, Abolghasem Rae 2 1. Department of Electrcal Engneerng, Amrabr Unverst of Technolog, Iran. mrmohammad@aut.ac.r

More information

CMPS 10 Introduction to Computer Science Lecture Notes

CMPS 10 Introduction to Computer Science Lecture Notes CPS 0 Introducton to Computer Scence Lecture Notes Chapter : Algorthm Desgn How should we present algorthms? Natural languages lke Englsh, Spansh, or French whch are rch n nterpretaton and meanng are not

More information

Efficient Distributed File System (EDFS)

Efficient Distributed File System (EDFS) Effcent Dstrbuted Fle System (EDFS) (Sem-Centralzed) Debessay(Debsh) Fesehaye, Rahul Malk & Klara Naherstedt Unversty of Illnos-Urbana Champagn Contents Problem Statement, Related Work, EDFS Desgn Rate

More information

[33]. As we have seen there are different algorithms for compressing the speech. The

[33]. As we have seen there are different algorithms for compressing the speech. The 49 5. LD-CELP SPEECH CODER 5.1 INTRODUCTION Speech compresson s one of the mportant doman n dgtal communcaton [33]. As we have seen there are dfferent algorthms for compressng the speech. The mportant

More information

AADL : about scheduling analysis

AADL : about scheduling analysis AADL : about schedulng analyss Schedulng analyss, what s t? Embedded real-tme crtcal systems have temporal constrants to meet (e.g. deadlne). Many systems are bult wth operatng systems provdng multtaskng

More information

Multi-stable Perception. Necker Cube

Multi-stable Perception. Necker Cube Mult-stable Percepton Necker Cube Spnnng dancer lluson, Nobuuk Kaahara Fttng and Algnment Computer Vson Szelsk 6.1 James Has Acknowledgment: Man sldes from Derek Hoem, Lana Lazebnk, and Grauman&Lebe 2008

More information

Design of a Real Time FPGA-based Three Dimensional Positioning Algorithm

Design of a Real Time FPGA-based Three Dimensional Positioning Algorithm Desgn of a Real Tme FPGA-based Three Dmensonal Postonng Algorthm Nathan G. Johnson-Wllams, Student Member IEEE, Robert S. Myaoka, Member IEEE, Xaol L, Student Member IEEE, Tom K. Lewellen, Fellow IEEE,

More information

Outline. Discriminative classifiers for image recognition. Where in the World? A nearest neighbor recognition example 4/14/2011. CS 376 Lecture 22 1

Outline. Discriminative classifiers for image recognition. Where in the World? A nearest neighbor recognition example 4/14/2011. CS 376 Lecture 22 1 4/14/011 Outlne Dscrmnatve classfers for mage recognton Wednesday, Aprl 13 Krsten Grauman UT-Austn Last tme: wndow-based generc obect detecton basc ppelne face detecton wth boostng as case study Today:

More information

A New Memory Reduced Radix-4 CORDIC Processor For FFT Operation

A New Memory Reduced Radix-4 CORDIC Processor For FFT Operation IOSR Journal of VLSI and Sgnal Processng (IOSR-JVSP) Volume, Issue 5 (May. Jun. 013), PP 09-16 e-issn: 319 400, p-issn No. : 319 4197 www.osrjournals.org A New Memory Reduced Radx-4 CORDIC Processor For

More information

Lecture notes: Histogram, convolution, smoothing

Lecture notes: Histogram, convolution, smoothing Lecture notes: Hstogram, convoluton, smoothng Hstogram. A plot o the ntensty dstrbuton n an mage. requency (# occurrences) ntensty The ollowng shows an example mage and ts hstogram: I we denote a greyscale

More information

Course Introduction. Algorithm 8/31/2017. COSC 320 Advanced Data Structures and Algorithms. COSC 320 Advanced Data Structures and Algorithms

Course Introduction. Algorithm 8/31/2017. COSC 320 Advanced Data Structures and Algorithms. COSC 320 Advanced Data Structures and Algorithms Course Introducton Course Topcs Exams, abs, Proects A quc loo at a few algorthms 1 Advanced Data Structures and Algorthms Descrpton: We are gong to dscuss algorthm complexty analyss, algorthm desgn technques

More information

Biostatistics 615/815

Biostatistics 615/815 The E-M Algorthm Bostatstcs 615/815 Lecture 17 Last Lecture: The Smplex Method General method for optmzaton Makes few assumptons about functon Crawls towards mnmum Some recommendatons Multple startng ponts

More information

An Object Detection Method based on the Separability Measure using an Optimization Approach

An Object Detection Method based on the Separability Measure using an Optimization Approach An Object Detecton Method based on the Separablt Measure usng an Optmzaton Approach Edward Y. H. Cho *, Wa Tak Hung 2 Hong Kong Poltechnc Unverst, Hung Hom, Kowloon, Hong Kong E-mal: mahcho@net.polu.edu.hk

More information

A SCALABLE DIGITAL ARCHITECTURE OF A KOHONEN NEURAL NETWORK

A SCALABLE DIGITAL ARCHITECTURE OF A KOHONEN NEURAL NETWORK A SCALABLE DIGITAL ARCHITECTURE OF A KOHONEN NEURAL NETWORK Andrés E. Valenca, Jorge A. Peña and Maurco Vanegas. Unversdad Pontfca Bolvarana, Medellín, Colomba andrez_valenca@yahoo.com, jorge.pena@alar.ch,

More information

CACHE MEMORY DESIGN FOR INTERNET PROCESSORS

CACHE MEMORY DESIGN FOR INTERNET PROCESSORS CACHE MEMORY DESIGN FOR INTERNET PROCESSORS WE EVALUATE A SERIES OF THREE PROGRESSIVELY MORE AGGRESSIVE ROUTING-TABLE CACHE DESIGNS AND DEMONSTRATE THAT THE INCORPORATION OF HARDWARE CACHES INTO INTERNET

More information

Subspace clustering. Clustering. Fundamental to all clustering techniques is the choice of distance measure between data points;

Subspace clustering. Clustering. Fundamental to all clustering techniques is the choice of distance measure between data points; Subspace clusterng Clusterng Fundamental to all clusterng technques s the choce of dstance measure between data ponts; D q ( ) ( ) 2 x x = x x, j k = 1 k jk Squared Eucldean dstance Assumpton: All features

More information

Lobachevsky State University of Nizhni Novgorod. Polyhedron. Quick Start Guide

Lobachevsky State University of Nizhni Novgorod. Polyhedron. Quick Start Guide Lobachevsky State Unversty of Nzhn Novgorod Polyhedron Quck Start Gude Nzhn Novgorod 2016 Contents Specfcaton of Polyhedron software... 3 Theoretcal background... 4 1. Interface of Polyhedron... 6 1.1.

More information

CSE 326: Data Structures Quicksort Comparison Sorting Bound

CSE 326: Data Structures Quicksort Comparison Sorting Bound CSE 326: Data Structures Qucksort Comparson Sortng Bound Steve Setz Wnter 2009 Qucksort Qucksort uses a dvde and conquer strategy, but does not requre the O(N) extra space that MergeSort does. Here s the

More information

An Iterative Solution Approach to Process Plant Layout using Mixed Integer Optimisation

An Iterative Solution Approach to Process Plant Layout using Mixed Integer Optimisation 17 th European Symposum on Computer Aded Process Engneerng ESCAPE17 V. Plesu and P.S. Agach (Edtors) 2007 Elsever B.V. All rghts reserved. 1 An Iteratve Soluton Approach to Process Plant Layout usng Mxed

More information

CSE 326: Data Structures Quicksort Comparison Sorting Bound

CSE 326: Data Structures Quicksort Comparison Sorting Bound CSE 326: Data Structures Qucksort Comparson Sortng Bound Bran Curless Sprng 2008 Announcements (5/14/08) Homework due at begnnng of class on Frday. Secton tomorrow: Graded homeworks returned More dscusson

More information

Content Based Image Retrieval Using 2-D Discrete Wavelet with Texture Feature with Different Classifiers

Content Based Image Retrieval Using 2-D Discrete Wavelet with Texture Feature with Different Classifiers IOSR Journal of Electroncs and Communcaton Engneerng (IOSR-JECE) e-issn: 78-834,p- ISSN: 78-8735.Volume 9, Issue, Ver. IV (Mar - Apr. 04), PP 0-07 Content Based Image Retreval Usng -D Dscrete Wavelet wth

More information

Buffering High-Speed Packets with Tri-Stage Memory Array and Its Performance Analysis

Buffering High-Speed Packets with Tri-Stage Memory Array and Its Performance Analysis 000-9825/2005/6(2)28 2005 Journal of Software Vol6, No2,2+, 2,, (,00084) 2 (, 450002) Bufferng Hgh-Speed Packets wth Tr-Stage Memory Array and Its Performance Analyss WANG Peng,2+, YI Peng 2, JIN De-Peng,

More information

Hybrid Non-Blind Color Image Watermarking

Hybrid Non-Blind Color Image Watermarking Hybrd Non-Blnd Color Image Watermarkng Ms C.N.Sujatha 1, Dr. P. Satyanarayana 2 1 Assocate Professor, Dept. of ECE, SNIST, Yamnampet, Ghatkesar Hyderabad-501301, Telangana 2 Professor, Dept. of ECE, AITS,

More information

IMAGE FUSION TECHNIQUES

IMAGE FUSION TECHNIQUES Int. J. Chem. Sc.: 14(S3), 2016, 812-816 ISSN 0972-768X www.sadgurupublcatons.com IMAGE FUSION TECHNIQUES A Short Note P. SUBRAMANIAN *, M. SOWNDARIYA, S. SWATHI and SAINTA MONICA ECE Department, Aarupada

More information

Straight Line Detection Based on Particle Swarm Optimization

Straight Line Detection Based on Particle Swarm Optimization Sensors & ransducers 013 b IFSA http://www.sensorsportal.com Straght Lne Detecton Based on Partcle Swarm Optmzaton Shengzhou XU, Jun IE College of computer scence, South-Central Unverst for Natonaltes,

More information

The stream cipher MICKEY-128 (version 1) Algorithm specification issue 1.0

The stream cipher MICKEY-128 (version 1) Algorithm specification issue 1.0 The stream cpher MICKEY-128 (verson 1 Algorthm specfcaton ssue 1. Steve Babbage Vodafone Group R&D, Newbury, UK steve.babbage@vodafone.com Matthew Dodd Independent consultant matthew@mdodd.net www.mdodd.net

More information

SHAPE RECOGNITION METHOD BASED ON THE k-nearest NEIGHBOR RULE

SHAPE RECOGNITION METHOD BASED ON THE k-nearest NEIGHBOR RULE SHAPE RECOGNITION METHOD BASED ON THE k-nearest NEIGHBOR RULE Dorna Purcaru Faculty of Automaton, Computers and Electroncs Unersty of Craoa 13 Al. I. Cuza Street, Craoa RO-1100 ROMANIA E-mal: dpurcaru@electroncs.uc.ro

More information

S1 Note. Basis functions.

S1 Note. Basis functions. S1 Note. Bass functons. Contents Types of bass functons...1 The Fourer bass...2 B-splne bass...3 Power and type I error rates wth dfferent numbers of bass functons...4 Table S1. Smulaton results of type

More information

Determining the Optimal Bandwidth Based on Multi-criterion Fusion

Determining the Optimal Bandwidth Based on Multi-criterion Fusion Proceedngs of 01 4th Internatonal Conference on Machne Learnng and Computng IPCSIT vol. 5 (01) (01) IACSIT Press, Sngapore Determnng the Optmal Bandwdth Based on Mult-crteron Fuson Ha-L Lang 1+, Xan-Mn

More information

NAG Fortran Library Chapter Introduction. G10 Smoothing in Statistics

NAG Fortran Library Chapter Introduction. G10 Smoothing in Statistics Introducton G10 NAG Fortran Lbrary Chapter Introducton G10 Smoothng n Statstcs Contents 1 Scope of the Chapter... 2 2 Background to the Problems... 2 2.1 Smoothng Methods... 2 2.2 Smoothng Splnes and Regresson

More information

Term Weighting Classification System Using the Chi-square Statistic for the Classification Subtask at NTCIR-6 Patent Retrieval Task

Term Weighting Classification System Using the Chi-square Statistic for the Classification Subtask at NTCIR-6 Patent Retrieval Task Proceedngs of NTCIR-6 Workshop Meetng, May 15-18, 2007, Tokyo, Japan Term Weghtng Classfcaton System Usng the Ch-square Statstc for the Classfcaton Subtask at NTCIR-6 Patent Retreval Task Kotaro Hashmoto

More information

A Frame Packing Mechanism Using PDO Communication Service within CANopen

A Frame Packing Mechanism Using PDO Communication Service within CANopen 28 A Frame Packng Mechansm Usng PDO Communcaton Servce wthn CANopen Mnkoo Kang and Kejn Park Dvson of Industral & Informaton Systems Engneerng, Ajou Unversty, Suwon, Gyeongg-do, South Korea Summary The

More information

Convolutional interleaver for unequal error protection of turbo codes

Convolutional interleaver for unequal error protection of turbo codes Convolutonal nterleaver for unequal error protecton of turbo codes Sna Vaf, Tadeusz Wysock, Ian Burnett Unversty of Wollongong, SW 2522, Australa E-mal:{sv39,wysock,an_burnett}@uow.edu.au Abstract: Ths

More information

Machine Learning: Algorithms and Applications

Machine Learning: Algorithms and Applications 14/05/1 Machne Learnng: Algorthms and Applcatons Florano Zn Free Unversty of Bozen-Bolzano Faculty of Computer Scence Academc Year 011-01 Lecture 10: 14 May 01 Unsupervsed Learnng cont Sldes courtesy of

More information

Maximum Variance Combined with Adaptive Genetic Algorithm for Infrared Image Segmentation

Maximum Variance Combined with Adaptive Genetic Algorithm for Infrared Image Segmentation Internatonal Conference on Logstcs Engneerng, Management and Computer Scence (LEMCS 5) Maxmum Varance Combned wth Adaptve Genetc Algorthm for Infrared Image Segmentaton Huxuan Fu College of Automaton Harbn

More information

Insertion Sort. Divide and Conquer Sorting. Divide and Conquer. Mergesort. Mergesort Example. Auxiliary Array

Insertion Sort. Divide and Conquer Sorting. Divide and Conquer. Mergesort. Mergesort Example. Auxiliary Array Inserton Sort Dvde and Conquer Sortng CSE 6 Data Structures Lecture 18 What f frst k elements of array are already sorted? 4, 7, 1, 5, 1, 16 We can shft the tal of the sorted elements lst down and then

More information