Demonstration of Technical & Economic Feasibility. Brian Seemann Xilinx
|
|
- Andrea Booth
- 5 years ago
- Views:
Transcription
1 Demonstration of Technical & Economic Feasibility Results are presented which demonstrate the technical and economic feasibility of backplane signaling at 5+ and 1+ Gigabits/second Brian Seemann Xilinx
2 Goals of Technical Study Produce a representative set of backplanes that use currently available components and construction technology Characterize the backplanes performance capabilities Demonstrate transmission of signals using currently available, mainstream silicon product
3 Objectives of this Presentation Present a body of existing evidence, representative of the industry s knowledge of backplane technology Demonstrate technical feasibility of 1Gbps NRZ Physical Electrical layer backplane communication Demonstrate that the proposed Ethernet is feasible
4 Presentation flow s analyzed Matrix Pictures Descriptors Technical approach Characterization Signaling assumption NRZ least equalization Simulation Stat eye Silicon signal Results Picture Shots of sim/stat eye/silicon Conclusion for each Summary matrix green squares for good Conclusions
5 s Characterized BP-A XAUI Reference Design / Tyco HM-Zd / Nelco BP-D Xilinx-designed / Teradyne GBX / Rogers BP-DF Xilinx-designed / Teradyne GBX / FR4 BP-ER Xilinx-designed / ERNI XT / Rogers BP-E Xilinx-designed / ERNI XT / FR4 BP-F Winchester-designed / SIP 1 / Rogers BP-F2 Winchester-designed ATCA / SIP 1-I / Rogers BP-F4 Winchester-designed ATCA / SIP 1-I / Rogers BP-G Tier 1 Systems mfg / ERNI ERmet-Zd / Rogers
6 s Studied Designator Configuration Connector Designed by Routing BP-A XAUI Reference Design Tyco HM-zD Tyco Partial Route BP-C ATCA Platform Tyco HM-zD Kaparel PICMG Material, Layers Line Card Distances Traces ", Nelco =34 inch 4-2, Nelco Nelco 8 pairs routed High Density, full route FR4 FR4 BP-D Full Mesh and Star Teradyne GBX Xilinx High Density, full route.22", Rogers Hybrid, 8 signal layers FR =26 inch W=8mil / S=8mil 55 pairs routed BP-DF Full Mesh and Star Teradyne GBX Xilinx BP-ER Full Mesh and Star ERNI xt Xilinx BP-E Full Mesh and Star ERNI xt Xilinx BP-F BP-F2 BP-F4 BP-G Full Mesh and Star ATCA Form Factor Selective Route ATCA Form Factor Selective Route Dual Star Winchester SIP 1 Wincester Winchester SIP 1 I-Platform Winchester Winchester SIP 1 I-Platform Winchester ERNI ERMET-zD Tier 1 Customer High Density, full route High Density, full route.22", FR4, 8 signal layers.265", Rogers Hybrid, 8 signal layers FR4 FR =26 inch =27 inch High Density, full route.225", Rogers Hybrid, 8 signal layers FR =27 inch Partial Route, Representative adjacent aggressors Rogers Hybrid, Probe =34 inch Partial Route, Representative adjacent aggressors Rogers Hybrid, Rogers 2 inch Partial Route, Representative adjacent aggressors Rogers Hybrid, Rogers 4 inch Actual application.23" Rogers +3.5 route Hybrid Probe =22.5 Inch W=8mil / S=8mil 55 pairs routed W=8mil / S=8mil, 8 signal layers, 4 pair (star) 16 pair (mesh) routed W=8mil / S=8mil, 8 signal layers, 4 pair (star) 16 pair (mesh) routed
7 Analysis Procedure Physical Physical Silicon Measure Through and Crosstalk S-Parameters Generate Linear Eq Parameters Generate DFE Eq Parameters Utilize Signal specifications from OIF and UXPi Drive with silicon Simulate in Time Domain Plot Statistical Eye Monitor Channel Output with Scope 1 Eye HUI=.5 VUI=.4 time, psec
8 EXAMPLE - Characterization Erni Rogers Through Through Equalizer Fit to Through db Chmag j H all ( Freq j, B) Freq j -2 Frequency (Hz) Erni Rogers Xtalk Crosstalk Pulse Response Xilinx (ERNI) BP Response to Raised Cosine Pulse -4.3 sdd21(db) vert.txt horiz.txt diag.txt Freq, Hz
9 EXAMPLE Results Simulated Signal + X-Talk 1Gbps Signal from Xilinx Virtex-II Pro-X FPGA Measured Channel Output, No Equalization 1 Eye time, psec - after DFE Equalizer
10 Comparison of Statistical Eye to Time Domain Eye Eye time, psec H-UI=.55 V-UI=.3 Compare Simulated and Stat Eyes with no Equalization, no crosstalk. 8 bits random data. Sim hor. opening =.55 UI Sim vert. opening =.3 units. Compare Simulated and Stat Eyes with no Equalization, no crosstalk. Stat hor. opening (Q=8) =.51 UI Stat vert. opening =.35 units.
11 BP-A (XAUI / HM-Zd) Configuration Config Connector Material Lengths Inches Traces Vias BP-A XAUI Reference Design Tyco HM-Zd Nelco =34 inch Low Density, Partial Route Thru vias, Not Backdrilled Through Crosstalk XAUI-HMZd Xtalk Transfer -2-2 diagonal.txt horizontal.txt vertical.txt db(sdd21) -4 db E8 1E9 1E Frequency (Hz) fre q, Hz
12 BP-A (XAUI) 6Gbps Results Simulated Signal + X-Talk 6.25Gbps Signal from Xilinx Virtex-II Pro-X FPGA Measured Channel Output Eye1 1-1 H-UI=.55 V-UI= time, psec - after DFE Equalizer
13 BP-C (PICMG ATCA) Configuration Config Connector Material Lengths Inches Traces Vias BP-C Standard Tyco HM-Zd FR4 Thru vias, Not Backdrilled Through Crosstalk PICMG Forward Transfer PICMG Crosstalk Transfer Magnitude (db) layer34 layer3 layer db vert79.txt horiz79.txt diag79.txt vert3234.txt horiz3234.txt diag3234.txt vert1517.txt horiz1517.txt diag1517.txt Frequency (Hz) Frequency (Hz)
14 BP-C (PICMG ATCA) Results Layer 34 Simulated Signal + X-Talk 1 Signal from Xilinx Virtex-II Pro-X FPGA Measured Channel Output Eye time, psec - after DFE Equalizer
15 BP-D (Xilinx/GbX) Configuration Config Connector Material Lengths Inches Traces Vias BP-D Xilinx Concept Full Mesh and Star Teradyne GBX Rogers Hybrid (Daughters are FR4) =26 inch W=8mil / S=8mil, 8 signal layers, High Density, Full Route Thru vias, Backdrilled Through Crosstalk -2-2 db(sdd21) -4 db(sdd21) E8 1E9 freq, Hz 1E1-8 1E8 1E9 fre q, Hz 1E1
16 BP-D (Xilinx/GBX) Results Eye1 1-1 Simulated Signal + X-Talk time, psec H-UI=.45 V-UI=.35 1Gbps Signal from Xilinx Virtex-II Pro-X FPGA Measured Channel Output, No Equalization (this is actually from FR4 version of board) Stat eye unavailable Stat eye unavailable - after DFE Equalizer
17 BP-ER (Xilinx/XT) Configuration Config Connector Material Lengths Inches Traces Vias BP-ER Xilinx Concept Full Mesh and Star ERNI XT Rogers BP FR4 Line =27 inch W=8mil / S=8mil, 8 signal layers, High Density, Full Route Thru vias, Backdrilled Through Crosstalk Erni Rogers Through Erni Rogers Xtalk db Frequency (Hz) sdd21(db) -6-8 vert.txt horiz.txt diag.txt Freq, Hz
18 BP-ER (Xilinx/XT) Results Simulated Signal + X-Talk 1Gbps Signal from Xilinx Virtex-II Pro-X FPGA Measured Channel Output, No Equalization Eye time, psec H-UI=.55 V-UI=.55 - after DFE Equalizer
19 BP-E (Xilinx/XT) Configuration Config Connector Material Lengths Inches Traces Vias BP-E Xilinx Concept Full Mesh and Star ERNI XT FR4 (Daughters are FR4) =27 inch W=8mil / S=8mil, 8 signal layers, High Density, Full Route Thru vias, Backdrilled Through Crosstalk ERNI Xtalk -1 Erni Through -2 vert.txt horiz.txt diag.txt db e26-75 e26-25 e2-5 e2-25 db Frequency (Hz) Frequency (Hz)
20 BP-E (Xilinx/XT) Results Eye1 Simulated Signal + X-Talk 1 HUI=.5 VUI=.4 1Gbps Signal from Xilinx Virtex-II Pro-X FPGA Measured Channel Output, No Equalization time, psec - after DFE Equalizer
21 BP-F (Winchester/SIP) Configuration Config Connector Material Lengths Inches Traces Vias BP-F Winchester Concept Selective Route Winchester SIP Rogers Hybrid (Daughters are FR4) =34 inch Low Density, Partial Route Thru Vias, Backdrilled Through Winchester Forward Transfer Crosstalk Gated Crosstalk Magnitude (db) length 34 length 3 length 26 db Frequency (Hz) Freq
22 BP-F (Winchester /SIP) Results Simulated Signal + X-Talk 1Gbps Signal from Xilinx Virtex-II Pro-X FPGA Measured Channel Output Eye time, psec HUI=.55 VUI=.45 - after DFE Equalizer
23 BP-F2 & F4 (Winchester/SIP) Configuration Config Connector Material Lengths Inches Traces Vias BP-F2 & F4 Winchester Winchester SIP1-I Rogers Hybrid 2 inches And 4 inches Thru Vias, Backdrilled
24 BP-F2 (Winchester /SIP) Results Simulated Signal + X-Talk 1Gbps Signal from Xilinx Virtex-II Pro-X FPGA Measured Channel Output, No Equalization 8 Crosstalk Aggressors - after DFE Equalizer
25 BP-F4 (Winchester /SIP) Results Simulated Signal + X-Talk 1Gbps Signal from Xilinx Virtex-II Pro-X FPGA Measured Channel Output, No Equalization - after DFE Equalizer
26 BP-G (Tier 1 Syst/ERmetZd) Configuration Config Connector Material Lengths Inches Traces Vias BP-G A Tier 1 Syst Mfg Dual Star ERNI ERmet-Zd Rogers Hybrid (Daughters are cable) =22.5" Thru Vias, Backdrilled Through Crosstalk db(sdd21) -2-4 Crosstalk (db) -2-4 vertical horizontal diagonal E8 1E9 fre q, H z 1E Frequency (Hz)
27 BP-G (Tier 1/ERmetZd) Results Simulated Signal + X-Talk 1Gbps Signal from Xilinx Virtex-II Pro-X FPGA Measured Channel Output Eye time, psec HUI=.55 VUI=.45 - after DFE Equalizer
28 Conclusions The backplanes shown have been, and can be built using presently available technology 1Gbps serial communication is demonstrated over multiple connectors Channels are driven with actual production 1Gbps silicon Basic 1Gbps NRZ signaling works over the backplanes studied Both Linear and DFE equalization work over the backplanes studied
Channels for Consideration by the Signaling Ad Hoc
Channels for Consideration by the Signaling Ad Hoc John D Ambrosia Tyco Electronics Adam Healey, Agere Systems IEEE P802.3ap Signaling Ad Hoc September 17, 2004 Two-Connector Topology N2 H B September,
More informationNEMI Optoelectronic Substrates Project (Status Report) Jack Fisher - Project Leader
NEMI Optoelectronic Substrates Project (Status Report) Jack Fisher - Project Leader The optoelectronics industry is moving at a rapid pace and new ideas and processes occur almost every week. The printed
More informationATCA Platform Considerations for Backplane Ethernet. Aniruddha Kundu Michael Altmann Intel Corporation May 2004
ATCA Platform Considerations for Backplane Ethernet Aniruddha Kundu Michael Altmann Intel Corporation May 2004 IEEE 802.3ap Back Plane Ethernet TF Interim meeting May 2004 1 Introduction This presentation
More informationThank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss
1 Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss a new 2mm hard metric connector that has been designed
More informationSimulation Results for 10 Gb/s Duobinary Signaling
Simulation Results for 10 Gb/s Duobinary Signaling Populating the Signaling Ad Hoc Spreadsheet IEEE 802.ap Task Force Atlanta March 15-17, 2005 802.AP Backplane Ethernet Contributors Vitesse Majid Barazande-Pour
More informationA Design of Experiments for Gigabit Serial Backplane Channels
DesignCon 2008 A Design of Experiments for Gigabit Serial Backplane Channels Mr. Jack Carrel, Xilinx jack.carrel@xilinx.com (972) 246-0239 Mr. Bill Dempsey, Redwire Enterprises billd@redwireenterprises.com
More informationMaximising Serial Bandwidth And Signal Integrity In FPGAs
Maximising Serial Bandwidth And Signal Integrity In FPGAs Francesco Contu High Speed IO specialist, EMEA South francescocontu@xilinxcom Agilent High Speed Digital Design & Validation Seminars 2012 Agenda
More informationUnderstanding 3M Ultra Hard Metric (UHM) Connectors
3M Electronic Solutions Division 3MUHMWEBID_100809 Understanding 3M Ultra Hard Metric (UHM) Connectors Enabling performance of next generation 2 mm Hard Metric systems 3M Electronic Solutions Division
More informationUnconfirmed Minutes IEEE 802.3AP - Backplane Ethernet May 26 27th, 2004 Long Beach, CA
Unconfirmed Minutes IEEE 802.3AP - Backplane Ethernet May 26 27th, 2004 Long Beach, CA Prepared by: John D Ambrosia Meeting convened at 8:32 am, May 26, 2004. Agenda / Housekeeping Issues Introductions
More informationEDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk
DesignCon 2007 Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk Ravi Kollipara, Rambus, Inc. ravik@rambus.com, (650) 947-5298 Ben Chia, Rambus, Inc. Dan Oh, Rambus,
More informationCurrent Practices Model Anatomy
Current Practices Model Anatomy Aniruddha Kundu Intel Corporation 11-16-2004 IEEE 802.3ap Back Plane Ethernet TF November, 2004 1 Contributors: Jeff Lynch, Praveen Patel: IBM John D Ambrosia: Tyco Electronics
More informationMC92610, Gbaud Reference Design Platform An 8-Slot Full-Mesh or Fabric Backplane Reference Design
Freescale Semiconductor White Paper BR1570 Rev. 1, 03/2005 MC92610, 3.125 Gbaud Reference Design Platform An 8-Slot Full-Mesh or Fabric Backplane Reference Design by: SerDes Applications Team Abstract
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with
More informationSimulation Strategies for Massively Parallel Supercomputer Design
Simulation Strategies for Massively Parallel Supercomputer Design Authored by: Ansoft Corporation Special Thanks to: Cray Presentation #2 Ansoft 2003 / Global Seminars: Delivering Performance Introduction
More informationSystem Vendor Requirements Document
0 0 0 0 Contribution Number: OIF00. Working Group: Physical Layer Users Group, CEI TITLE: for Common Electrical I/O (CEI) Electrical and Jitter Interoperability Agreement G+ Gb/s Long Reach Clause Source:
More informationQ Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height
Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting
More informationIEEE 802.3ap Backplane Ethernet Overview
IEEE 802.3ap Backplane Ethernet Overview T10 SAS Adhoc Meeting Houston May 25 26, 2005 Ali Ghiasi aghiasi@broadcom.com 1 History of Backplane Ethernet Ethernet previously did not standardize backplane
More informationQPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004
Application Note QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004 Copyrights and Trademarks Copyright 2004 Samtec,
More informationImplementing Multi-Gigabit Serial Links in a System of PCBs
Implementing Multi-Gigabit Serial Links in a System of PCBs Donald Telian April 2002 rev. 1.2 About the Author Donald Telian Technologist, Cadence Design Systems Donald has been involved in high-speed
More informationHigh Speed Characterization Report. DVI-29-x-x-x-xx Mated With DVI Cable
High Speed Characterization Report DVI-29-x-x-x-xx Mated With DVI Cable REVISION DATE: 07-18-2004 TABLE OF CONTENTS Introduction... 1 Product Description... 1 Overview... 2 Results Summary... 3 Time Domain
More informationPixus Technologies Catalog
The Power of Embedded Ingenuity Pixus Technologies Catalog Kaparel, Ripac, & Vario Brand Products www.pixustechnologies.com sales@pixustechnologies.com US: 916.524.8242 CAN: 519.885.5775 Order Information
More informationMultiBERT IP Toolkit for Serial Backplane Signal Integrity Validation Author: Delfin Rodillas
XAPP537 (v1.1) November 29, 2004 Application Note: Virtex-II Pro Multi IP Toolkit for Serial Backplane Signal Integrity Validation Author: Delfin odillas Summary For many years, backplanes have been used
More informationValidation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels
DesignCon 2010 Validation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels Chad Morgan, Tyco Electronics chad.morgan@tycoelectronics.com, 717-649-4129 Abstract
More informationQ2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009
Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction
More informationIBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems
IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems Hongtao Zhang, hongtao@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Xiaoqing Dong, dongxiaoqing82@huawei.com Geoff Zhang, geoffz@xilinx.com Outline
More informationHigh Speed and High Power Connector Design
High Speed and High Power Connector Design Taiwan User Conference 2014 Introduction High speed connector: Electrically small Using differential signaling Data rate >100Mbps High power connector: Static
More informationT10 Technical Committee From: Barry Olawsky, HP Date: 13 January 2005 Subject: T10/05-025r1 SFF8470 Crosstalk Study
To: T10 Technical Committee From: Barry Olawsky, HP (barry.olawsky@hp.com) Date: Subject: T10/ Revision History Revision 0 (5 January 2005) First revision Revision 1 () Second revision Further clarify
More informationProposal for modeling advanced SERDES
Proposal for modeling advanced SERDES IBM, Cadence June 2006 1 CADENCE DESIGN SYSTEMS, INC. Presenters, Contributors Presenters / Contributors 1. Joe Abler IBM Systems & Technology Group High Speed Serial
More informationCEI-28G-VSR Channel Simulations, Validation, & Next Steps. Nathan Tracy and Mike Fogg May 18, 2010
CEI-28G-VSR Channel Simulations, Validation, & Next Steps Nathan Tracy and Mike Fogg May 18, 21 Summary of Contribution Updated information showing Tyco Electronics 25/28Gbps first generation modular interconnect
More informationComparison of BER Estimation Methods which Account for Crosstalk
Comparison of BER Estimation Methods which Account for Crosstalk As presented at DesignCon 2009 Co-authored by: Michael Steinberger, Signal Integrity Software, Inc. msteinb@sisoft.com Barry Katz, Signal
More informationSerDes Channel Simulation in FPGAs Using IBIS-AMI
White Paper: Virtex-6 FPGA Family WP382 (v10) December 9, 2010 SerDes Channel Simulation in FPGAs Using IBIS-AMI By: Romi Mayder The IBIS Algorithmic Modeling Interface (IBIS-AMI) was developed to enable
More informationIEEE Backplane Ethernet Study Group Agenda and General Information. Vancouver, BC January 12, 2004
IEEE 802.3 Backplane Ethernet Study Group Agenda and General Information Vancouver, BC January 12, 2004 Agenda Welcome and Introductions Appoint/Volunteer Recording Secretary Goals for this Meeting Reflector
More informationBER- and COM-Way of Channel- Compliance Evaluation: What are the Sources of Differences?
DesignCon 016 BER- and COM-Way of Channel- Compliance Evaluation: What are the Sources of Differences? Vladimir Dmitriev-Zdorov, Mentor Graphics vladimir_dmitriev-zdorov@mentor.com, 70-494-1196 Cristian
More informationIBIS-AMI Model Simulations Over Six EDA Platforms
IBIS-AMI Model Simulations Over Six EDA Platforms Romi Mayder, romi.mayder@xilinx.com Ivan Madrigal, ivan.madrigal@xilinx.com Brandon Jiao, brandon.jiao@xilinx.com Hongtao Zhang, hongtao.zhang@xilinx.com
More informationStatus Update - SDD21 & SDD11/22 Model Development
Status Update - SDD21 & SDD11/22 Model Development John DAmbrosia, Tyco Electronics Matt Hendrick, Intel January 2005 1 Acknowedgements Rich Mellitz, Intel Steve Krooswyk, Intel Mike Altmann, Intel Yves
More informationAMI Applications in High-speed Serial Channel Analysis and Measurement Correlation
AMI Applications in High-speed Serial Channel Analysis and Measurement Correlation Jia Wei, Sunanbing, Zhu ShunLin Jia.wei@zte.com.cn, sun.anbing@zte.com.cn, Zhu.shunlin@zte.com.cn High-Speed System Lab,ZTE
More informationAgilent Bead Probe Technology
Agilent Bead Probe Technology Page 1 Abstract Lead-free, shrinking geometries, new packages and high-speed signaling present new challenges for ICT. The impact will be more defects, loss of access, lower
More informationSPICE Model Validation Report
EQCD (DV to DV) Cable Assembly Mated with: QTE-xxx-01-x-D-A QSE-xxx-01-x-D-A Description: Cable Assembly, High Data Rate, 0.8mm Pitch Samtec, Inc. 2005 All Rights Reserved TABLE OF CONTENTS INTRODUCTION...
More informationSignal Integrity Analysis for 56G-PAM4 Channel of 400G Switch
Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch Sophia Feng/Vincent Wen of Celestica sopfeng@celestica.com Asian IBIS Summit Shanghai, PRC November 13, 2017 Agenda Background 200GBASE-KR4
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. Advanced Mezzanine Card (AMC) Connector Routing. Report # 26GC011-1 September 21 st, 2006 v1.
I N T E R C O N N E C T A P P L I C A T I O N N O T E Advanced Mezzanine Card (AMC) Connector Routing Report # 26GC011-1 September 21 st, 2006 v1.0 Advanced Mezzanine Card (AMC) Connector Copyright 2006
More information100GbE Architecture - Getting There... Joel Goergen Chief Scientist
100GbE Architecture - Getting There... Joel Goergen Chief Scientist April 26, 2005 100GbE Architecture - Getting There Joel Goergen Force10 Networks joel@force10networks.com Subject : 100GbE Architecture
More informationComponents of a MicroTCA System
Micro TCA Overview0 Platform, chassis, backplane, and shelf manager specification, being developed through PICMG Allows AMC modules to plug directly into a backplane Fills the performance/cost gap between
More informationIntegrating ADS into a High Speed Package Design Process
Integrating ADS into a High Speed Package Design Process Page 1 Group/Presentation Title Agilent Restricted Month ##, 200X Agenda High Speed SERDES Package Design Requirements Performance Factor and Design
More informationINSTITUTO DE PLASMAS E FUSÃO NUCLEAR
ATCA-PTSW-AMC4 Technical Manual INSTITUTO DE PLASMAS E FUSÃO NUCLEAR October 29, 2013 Authored by: M. Correia ATCA-PTSW-AMC4 Technical Manual Document Configuration COMPANY AUTHORS IPFN/IST- instituto
More informationAgilent Technologies Advanced Signal Integrity
Agilent Technologies Advanced Signal Integrity Measurements for Next Generation High Speed Serial Standards Last Update 2012/04/24 (YS) Appendix VNA or TDR Scope? ENA Option TDR Overview USB 3.0 Cable/Connector
More informationMECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009
MECT Series Final Inch Designs in SFP+ Applications Revision Date: August 20, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group LLC COPYRIGHTS,
More informationPCI Express Electrical Basics
PCI Express Electrical Basics Dean Gonzales Advanced Micro Devices Copyright 2015, PCI-SIG, All Rights Reserved 1 Topics PCI Express Overview Enhancements for 8GT/s Target Channels for the Specification
More informationApplication Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationApplication Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationLeCroy SPARQ S-Parameter Measurement Methodology
LeCroy SPARQ S-Parameter Measurement Methodology Dr. Alan Blankman, Product Manager Summary The SPARQ Signal Integrity Network Analyzer uses TDR and TDT to characterize a network s electrical behavior.
More information10GBASE-KR for 40G Backplane
1GBASE-KR for 4G Backplane Nov 7 Technology Hiroshi Takatori Hiroshi.Takatori@.us 1 Outline This contribution discusses, - Performance based on 1GBASE-KR Std - Theoretical Limit (Saltz SNR) and Time Domain
More informationSPI-4.2 Interoperability with. in Stratix GX Devices. Introduction. PMC-Sierra XENON Family
SPI-4.2 Interoperability with PMC-Sierra XENON Family in Stratix GX Devices May 2003, ver. 1.0 Application Note 228 Introduction The system packet interface level 4 phase 2 (SPI-4.2) specification, defined
More informationPCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s
PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Mated with PCIE-RA Series PCB Connectors Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS,
More informationSPI-4.2 Interoperability with the Intel IXF1110 in Stratix GX Devices
SPI-4.2 Interoperability with the Intel IXF1110 in Stratix GX Devices May 2003, ver. 1.0 Application Note 227 Introduction The system packet interface level 4 phase 2 (SPI-4.2) specification, defined by
More informationAggregation of Crosstalk in Backplanes
DesignCon 2008 Aggregation of Crosstalk in Backplanes Atul Gupta, InspireSys Corporation Email: atul.krishna.gupta@hotmail.com Henry Wong, Gennum Corporation Email: hwong@gennum.com Abstract As the serial
More informationAdvanced Jitter Analysis with Real-Time Oscilloscopes
with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope
More informationModeling MultiGigabit FPGA Channels with Agilent ADS 2008
Modeling MultiGigabit FPGA Channels with Agilent ADS 2008 Andy Turudic Sr. Manager, High-End FPGAs Altera aturudic@altera.com Amolak Badesha Field Applications Engineer - Agilent 2008 Altera Corporation
More informationSEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group
More informationHspice Differential IO Kit User s Manual
Hspice Differential IO Kit User s Manual Simulation of Lattice SC Product LVDS and other differential Interfaces OVERVIEW The Lattice HSpice IO Kit contains a collection of HSpice model files that allow
More informationJitter Basics Lab Using SDAIII & Jitter Sim
Jitter Basics Lab Using SDAIII & Jitter Sim TUTORIAL August 1, 2012 Summary JitterSim is a math function, enabled by the Serial Data Analysis option, which allows various aspects of jitter to be simulated
More information100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal
100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal IEEE P802.3bj 100Gb/s Backplane and Copper Cable Task Force Newport Beach Rich Mellitz, Intel Corporation Kent Lusted, Intel Corporation
More informationTeză de doctorat. Contribuţii la proiectarea interconexiunilor multi-gigabit cu aplicaţii la comutatoare în tehnologie 10 Gigabit Ethernet
Universitatea POLITEHNICA Bucureşti Facultatea de Electronică, Telecomunicaţii şi Tehnologia Informaţiei CERN-THESIS-2006-006 26/01/2006 Teză de doctorat Contribuţii la proiectarea interconexiunilor multi-gigabit
More information40 GbE Over 4-lane 802.3ap Compliant Backplane
40 GbE Over 4-lane 802.3ap Compliant Backplane, Intel Contributors: Ted Ballou, Intel Ilango Ganga, Intel Robert Hays, Intel IEEE 802.3 HSSG November 2007 Agenda 40 GbE proposition 40 GbE system configuration
More informationTRANSMISSION OF EMERGING SERIAL STANDARDS OVER CABLE
TRANSMISSION OF EMERGING SERIAL STANDARDS OVER CABLE April 2005 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Introduction The
More informationIn-chip and Inter-chip Interconnections and data transportations for Future MPAR Digital Receiving System
In-chip and Inter-chip Interconnections and data transportations for Future MPAR Digital Receiving System A presentation for LMCO-MPAR project 2007 briefing Dr. Yan Zhang School of Electrical and Computer
More informationMDI for 4x25G Copper and Fiber Optic IO. Quadra (CFP4 proposal) Connector System
MDI for 4x25G Copper and Fiber Optic IO Quadra (CFP4 proposal) Connector System Nov 7, 2011 Nathan Tracy, TE Connectivity Tom Palkert, Molex 4x25Gb/s MDI Potential Requirements Critical Needs: Excellent
More informationLatticeSC/Marvell. XAUI Interoperability. Introduction. XAUI Interoperability
LatticeSC/Marvell XAUI Interoperability November 2006 Introduction Technical Note TN1128 The document provides a report on a XAUI interoperability test between a LatticeSC device and the Marvell 88X2040
More informationAvnet, Xilinx ATCA PICMG Design Kit Hardware Manual
user s guide Avnet, Xilinx ATCA PICMG Design Kit Hardware Manual Avnet Design Services 1 of 18 Rev 1.0 12/15/2004 Table of Contents 1 Overview... 5 2 Jumpers... 6 3 Personality Module Mechanicals... 8
More informationInterconnect for 100G serial I/O ports
Interconnect for 100G serial I/O ports Tom Palkert, Greg Walz 1 2016 Molex All Rights Reserved. Unauthorized Reproduction/Distribution is Prohibited. Revised: May, 2017 Today @ 25Gbps lanes I/O Channel
More informationUniBoard V1.0 Board Description
V1.0 Board Description Auteur(s) / Author(s): Organisatie / Organization Datum / Date Sjouke Zwier Gijs Schoonderbeek ASTRON 24-06-2010 Controle / Checked: ASTRON Goedkeuring / Approval: ASTRON Autorisatie
More informationSignal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs
White Paper Introduction Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs Signal integrity has become a critical issue in the design of high-speed systems. Poor signal integrity can mean
More informationPCIe on 3U and 6U CompactPCI Mark Wetzel Principal Engineer National Instruments
Copyright 2005, PCI-SIG, All Rights Reserved 1 PCIe on 3U and 6U CompactPCI Mark Wetzel Principal Engineer National Instruments Copyright 2005, PCI-SIG, All Rights Reserved 2 Agenda Overview of CompactPCI
More informationMaintaining Cache Coherency with AMD Opteron Processors using FPGA s. Parag Beeraka February 11, 2009
Maintaining Cache Coherency with AMD Opteron Processors using FPGA s Parag Beeraka February 11, 2009 Outline Introduction FPGA Internals Platforms Results Future Enhancements Conclusion 2 Maintaining Cache
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0
I N T E R C O N N E C T A P P L I C A T I O N N O T E STEP-Z Connector Routing Report # 26GC001-1 February 20, 2006 v1.0 STEP-Z CONNECTOR FAMILY Copyright 2006 Tyco Electronics Corporation, Harrisburg,
More informationAN 608: HST Jitter and BER Estimator Tool for Stratix IV GX and GT Devices
AN 608: HST Jitter and BER Estimator Tool or Stratix IV GX and GT Devices July 2010 AN-608-1.0 The high-speed communication link design toolkit (HST) jitter and bit error rate (BER) estimator tool is a
More informationAdvancedTCA Backplane Tester
AdvancedTCA Backplane Tester Alexandra Dana Oltean, Brian Martin POLITEHNICA University Bucharest Romania and CERN 1211Geneva 23 Switzerland Email: alexandra.oltean@cern.ch, brian.martin@cern.ch CERN-OPEN-2005-014
More informationOptimal Management of System Clock Networks
Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple
More information3D EM Simulation in the Design Flow of High-Speed Multi-Pin Connectors
3D EM Simulation in the Design Flow of High-Speed Multi-Pin Connectors Application and Simulation courtesy of Thomas Gneiting, AdMOS GmbH, Frickenhausen, Germany. This article describes the design flow
More informationNew Development of EPICS-based Data Acquisition System for Millimeter-wave Interferometer in KSTAR Tokamak
October 10-14, 2011 Grenoble, France New Development of EPICS-based Data Acquisition System for Millimeter-wave Interferometer in KSTAR Tokamak October 11, 2011, Taegu Lee KSTAR Research Center 2 Outlines
More informationVirtex-6 FPGA GTX Transceiver Characterization Report
Virtex-6 FPGA GTX Transceiver Characterization Report PCI Express 2.0 (2.5 and 5.0 Gb/s) Electrical Standard Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation
More informationCharacterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App
Chong Min-Jie Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Page Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Min-Jie Chong HPS Product Manager & Planner Oscilloscope
More informationHigh Speed Backplane Connectors. Catalog Issued 4-05
Catalog 773095 Issued 4-05 2 Disclaimer While Tyco Electronics has made every reasonable effort to ensure the accuracy of the information in this catalog, Tyco Electronics does not guarantee that it is
More informationThe FTK to Level-2 Interface Card (FLIC)
The FTK to Level-2 Interface Card (FLIC) J. Anderson, B. Auerbach, R. Blair, G. Drake, A. Kreps, J. Love, J. Proudfoot, M. Oberling, R. Wang, J. Zhang November 5th, 2015 2015 IEEE Nuclear Science Symposium
More informationERmet ZDplus.
www.erni.com Katalog Catalog D E XXXXXX 07458 Ausgabe 09/3 3, 03/05 www.erni.com Edition 4 www.erni.com Catalog E XXXXXX 09/3 Edition 4 The ERmet ZDplus connector is an enhancement of the ERmet ZD family.
More informationSAS-2 Internal Channel Modeling (05-276r0) Barry Olawsky Hewlett Packard r0 SAS-2 Channel Modeling 1
SAS-2 Internal Channel Modeling (05-276r0) Barry Olawsky Hewlett Packard 05-276r0 SAS-2 Channel Modeling 1 Project Goals Provide industry with data to better understand customer (hp and other OEMs) applications.
More informationUse of RF Absorbing Materials for EMI Control
Use of RF Absorbing Materials for EMI Control May 24, 2010 Bruce Archambeault Eric Chikando Sam Connor 1 PART-1 Application of Lossy Materials: - Metal enclosure - 2 Metal box photos 3 Metal box high order
More informationUsing RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission
Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission Test 8561 (Category 7, 2 lane) J Sawdy, Sr. SI Engineer 4/14/10 Forward The RJ45 connector is found in enterprise installations
More information400G PAM4 The Wave of the Future. Michael G. Furlong - Senior Director, Product Marketing
400G The Wave of the Future Michael G. Furlong - Senior Director, Product Marketing mfurlong@inphi.com ECOC 2017 100G is Ramping in the Cloud 100G Now Shipping (~2H2016) Numerous Market Reports Millions
More informationCopyright 2011 by Dr. Andrew David Norte. All Rights Reserved.
Near-End Crosstalk Considerations For Coupled Microstriplines David Norte, PhD www.the-signal-and-power-integrity-institute.com Thornton, Colorado, 80234, USA Abstract This paper addresses the impact of
More informationGEN-2 / GEN-1 OpenVPX BACKPLANES
BENEFITS GEN-2 / GEN-1 VPX data/expansion plane support for Gen-2, backplanes compatible with: Serial RapidIO (SRIO) Gen-2 InfiniBand DDR PCI Express (PCIe) Gen-2 VPX data/expansion plane support for Gen-1,
More informationUSB Type-C Active Cable ECN
USB Type-C Active Cable ECN Christine Krause Active Cable WG Chair (Sponsored by Intel Corporation) USB Developer Days 2017 Taipei, Taiwan October 24 25, 2017 1 Introduction Scope Requirements for active
More informationAn Overview of High-Speed Serial Bus Simulation Technologies
An Overview of High-Speed Serial Bus Simulation Technologies Asian IBIS Summit, Beijing, China September 11, 27.25.2.15.1.5 -.5 -.1 Arpad Muranyi arpad_muranyi@mentor.com Vladimir Dmitriev-Zdorov -.15
More informationGT Micro D High Speed Characterization Report For Differential Data Applications. Micro-D High Speed Characterization Report
GT-14-19 Micro D For Differential Data Applications GMR7580-9S1BXX PCB Mount MWDM2L-9P-XXX-XX Cable Mount Revision History Rev Date Approved Description A 4/10/2014 C. Parsons/D. Armani Initial Release
More informationEmploying Multi-FPGA Debug Techniques
Employing Multi-FPGA Debug Techniques White Paper Traditional FPGA Debugging Methods Debugging in FPGAs has been difficult since day one. Unlike simulation where designers can see any signal at any time,
More informationMar11 Rev A
Product Specification 108-2055-1 09Mar11 Rev A Two, Three and Four Pair Z-PACK* HM-Zd Plus Connectors 1. SCOPE 1.1. Content This specification covers performance, tests and quality requirements for the
More informationLHC Detector Upgrades
Su Dong SLAC Summer Institute Aug/2/2012 1 LHC is exceeding expectations in many ways Design lumi 1x10 34 Design pileup ~24 Rapid increase in luminosity Even more dramatic pileup challenge Z->µµ event
More informationBoard Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
More informationField Programmable Gate Array (FPGA) Devices
Field Programmable Gate Array (FPGA) Devices 1 Contents Altera FPGAs and CPLDs CPLDs FPGAs with embedded processors ACEX FPGAs Cyclone I,II FPGAs APEX FPGAs Stratix FPGAs Stratix II,III FPGAs Xilinx FPGAs
More informationBoundary Scan: Technology Update
ASSET InterTech, Inc. Boundary Scan: Technology Update Doug Kmetz Sales Engineer ASSET InterTech, Inc. Agilent Boundary Scan User Group Meeting May 5, 2010 Overview ASSET InterTech Driving Embedded Instrumentation
More informationModeling of Connector to PCB Interfaces. CST User Group Meeting, September 14, 2007 Thomas Gneiting, AdMOS GmbH
Modeling of Connector to PCB Interfaces CST User Group Meeting, September 14, 2007 Thomas Gneiting, AdMOS GmbH thomas.gneiting@admos.de Table of Content Introduction Parametric CST model of connector to
More information