Simulation Strategies for Massively Parallel Supercomputer Design
|
|
- Aileen Riley
- 5 years ago
- Views:
Transcription
1 Simulation Strategies for Massively Parallel Supercomputer Design Authored by: Ansoft Corporation Special Thanks to: Cray Presentation #2 Ansoft 2003 / Global Seminars: Delivering Performance
2 Introduction Cray: Red Storm Supercomputer Sandia National Laboratories awarded Cray Inc. a multiyear contract to develop and deliver a new massively parallel processing (MPP) supercomputer called Red Storm. The computer will use 10,000 Advanced Micro Devices Inc. Opteron processors connected via a high-bandwidth, three-dimensional mesh interconnect network.
3 Introduction About Cray Approximately 850 employees worldwide Corporate headquarters: Seattle, WA 3 major engineering centers: Chippewa Falls, WI, Mendota Heights, MN, Seattle, WA NASDAQ: CRAY
4 Red Storm: System Overview Introduction Theoretical peak performance: 40 trillion calculations per second 10,368 Compute Nodes: AMD 64 bit Opteron processors Connected via a low-latency, high-bandwidth, three-dimensional mesh interconnect network based on HyperTransport technology Approximately 3000 ft² including disk systems
5 Introduction Red Storm: High Speed Network (HSN) 3D Mesh that interconnects all of the compute nodes 27 x 16 x 24 (x, y, z) mesh High-Speed Serial Link Nominal Data Rate: 3.2Gbps High Speed Network (HSN) +Y -Z +X -X -Y +Z PCI - X Compute Node
6 Introduction NEC Earth Simulator Performance: 40Tflops Processor: NEC.15um vector CPU Date: Cray Red Storm Performance: 40Tflops Processor: AMD Opteron Date: Cost: $450M Development Schedule: >54 months $$ Cost: $90M Development Schedule: 26 months $$ Custom Hardware System Integration
7 100 Introduction Relative Cost of Finding Hardware Design Problems Cost = Pain = $$$, Time to Market, Your Job, etc Software Test and Measurement Preliminary Design Detailed Design Integration Validation Operation
8 Designing for High-Speed Difficult Aspects As Speed increases, luck decreases Introduction Large number of codependent terms» They are not always controllable/understood random variation New effects Large Systems composed of many sub-systems New techniques» Variables that could be ignored in the past must be known to a very high precision» Signal Channel Management How do we account for and manage information? At high-speeds: Signal Integrity Engineering = Microwave Engineering» New Design Flows Cost Increases» New Techniques and Terms: Frequency Domain vs. Time-Domain» New Tools: Harmonic Balance, Quasi-Static, Full-Wave, etc.» New Models: 2D and 3D Physical Device Models» Model Abstraction LUCK SPEED A. Fraser, S. Argyrakis, Does Signal Integrity Engineering have a Future, DesignCon 2003,.
9 Designing for High-Speed Reverse the trend Introduction Decrease Cost : Move more Integration and Validation into early design stages. Virtual Prototypes! Stop relying on Luck: Better models, techniques, and tools increase the probability of first past success. Microwave Engineers have been using these techniques for over a decade
10 Virtual Prototypes Full System & Sub-Systems Introduction Sub-System Board/Stackup Sub-System - Connectors Full System Sub-System Daughter Card Sub-System - Transitions Sub-System - Packaging Sub-System - Routing
11 Channel Management Introduction Challenge: Move Integration and Validation into Virtual Prototype System 3D Models SPICE Models Connectors Bandwidth Impedance Cross-Talk Vias Frequency Dependence Channel Model Management Boards Layout Modes Eye Diagram Isolation Packaging Skin Effect 2D Models Power Delivery Transitions ISI TDR Loss BER Load Delay Source
12 Channel Management Introduction Common Design Environment/Integrated Database Solver on Demand Circuit: Transient/Linear/Non-Linear Harmonic Balance System: Mixed Mode Analysis - Baseband-through-RF Planar EM: 2.5D Full-Wave Method of Moments 3D Full-Wave: HFSS v9 Finite Elements (Solver on Demand, Now in Ansoft Designer 1.1) 3D Quasi-Static: Spicelink Boundary Elements (Solver on Demand, Version 6.0 coming soon) Solver on Demand - Information Hiding Prevents higher levels of design from becoming dependent on low-level details such as 3D Physical Device Modeling. Mechanical CAD 3D AnsoftLinks Layout Channel Manager Ansoft Design Environment Planar EM System Matlab DXF/GDSII C code Circuit SPICE
13 Introduction Why are better models, techniques, and tools needed? Speed = Problems Evolution of a short circuit Once interconnects stop behaving as transmission lines, SPICE models and SPICE like tools can not predict performance SPEED A. Fraser, S. Argyrakis, Does Signal Integrity Engineering have a Future, DesignCon 2003,.
14 Introduction Why are better models, techniques, and tools needed? Co-dependent terms Example: As speed increases, the connector performance begins to depend on the board integration. Adopting new models, techniques, and tools that can identify these co-dependent performance factors reduces the probability of discovering hardware problems late in the product development cycle» Remember: The possibility of uncontrollable or unforeseen variables can still appear?
15 Introduction What are these uncontrollable or unforeseen variables? Virtual Prototypes are abstractions They only contain the essential details of a complex system Essential Details = Those that are critical to the electrical performance Model Abstraction efficiently uses limited computer resources and product development time Example: Cavity filter designers routinely use screws to tune the filter and account for manufacturing variations. When they simulate their filter designs they would not include the threads on the screw. The threads are essential mechanical details, not electrical details Manufacturing Process Variations Example: If the virtual prototype does not account for the substrate thickness shrinking because of thermal effects in the manufacturing process, you will not predict the performance correctly.
16 Introduction Ansoft and Cray Ansoft: Provide End-to-End Simulations of HSN Channel Five different classes of simulations / analysis 1. PCB/Interconnects Mezzanine, Module, Backplane, and Red/Black Switch 2. Connectors NexLev, GbX, and VHDM 3. Cabling Self-Equalizing Twin-Ax (1.1m - 8m) 4. Packaging HyperBGA High Performance Organic Flip-Chip BGA 5. System Frequency and Time Based Performance Extraction Cray: Provide Electrical Specifications Electrical Models Mechanical Models Board Layouts
17 Introduction Red Storm: HSN Physical Configuration VHDM Connector SerDes ASIC Backplane Compute Board AMD 64 bit Opteron GbX Connector
18 Introduction Red Storm: HSN Electrical Configuration HyperBGA + Mezzanine Board Module Board Backplane Red/Black Switch Connector Connector Connector Cable
19 Introduction Red Storm: HSN Electrical Configuration SerDes HyperBGA Mezzanine Board Teradyne Nexlev Connector Still in Model Development Module Board Teradyne GbX Connector Teradyne GbX Connector Backplane Board Molex VHDM Connector Molex VHDM Connector Molex Twin-ax Cable Molex Twin-ax Cable Red/Black Switch
20 Module Board PCB/Interconnects NexLev GBX YP3_FMBP{18,19} 32mm YM0_TOBP{18,19} 28mm NexLev GBX
21 PCB/Interconnects Module Board System (Frequency or Time Based Analysis) Port1 Planar EM Coupled Bend _EM_SLCBENDS29 W21 W=5mil S=9.11mil P=645mil W=5milP=716mil S=9.11mil P1 W=5milP=293mil S= Port1 Port3 Port2 Port1 Port3 Port4 W18 W20 _EM_SLCBENDS28 _EM_SLCBENDS27 U3 Port2 Port4 W=5mil S=9.11mil P=3095mil W=5mil S=9.11mil P=401mil W=5milP=376mil S=9.11mil PlanarEM7 Circuit Solver On Demand Planar EM Speed Choose the level of speed and accuracy Accuracy
22 PCB/Interconnects Backplane P1BYP3_FMBP{18,19} 217mm P1BYM0_TOBP{18,19} 291mm
23 Backplane Spicelink 2D PCB/Interconnects Layer Height (B): mm (10.7 mil) Trace Width (W): mm Trace Separation (S): 0.25 mm Trace Thickness: 0.5 Oz Copper (0.7 mil) ε r = 3.4, tanδ = S W B Layer B W S Zse Zd Zcom S1/S All Dimensions are in mm
24 PCB/Interconnects Backplane Routing Via Stub In the link the GbX and VHDM will contain a best and worst case via stub VHDM Connector VHDM Connector Route Layer: s1 (Via Stub: mil) Backplane VHDM Best Case Worst Case GbX Route Layer: s10 (Via Stub: 10.75mil)
25 Backplane Routing Via Stub PCB/Interconnects These results do not include loss
26 Backplane Routing Anti-pad PCB/Interconnects Antipad Radius: 0.5mm (Layout) Antipad Radius: 0.7mm
27 PCB/Interconnects Backplane Routing Anti-pad (Layer: S1) These results do not include loss
28 PCB/Interconnects Backplane Routing Anti-pad (Layer: S10) These results do not include loss
29 HFSS side view GbX Connector bottom view Teradyne s GbX advanced performance interconnect provides the highest density optimized differential connector available today. Delivering data rates greater than 5 Gb/s. High Density: GbX provides up to 55 pairs per linear inch (4-pair configuration). Reliability: Two points of contact at a separable interface. Flexibility: Choice of density configurations (3, 4 and 5-pair) for higher application flexibility. Vertical and Horizontal Routing make GbX the ideal solution for star or mesh backplane design.
30 GbX Connectors All links contain 2 backplane sections One channel outbound from SerDes ASIC. One channel inbound to SerDes ASIC. GbX models encapsulate connectors and escape vias/routing Connector performance is very dependent on board interface. Interface is critically dependent on board metrics: route layer via stub length antipad dimensions board materials Escape routing is different on the outbound and inbound channels.
31 Backplane VHDM To ASIC from backplane Module GbX Module GbX VHDM From ASIC to backplane
32 Connectors Models are generated separately for the GbX components. Each channel includes models for: 1. Backplane board escape routing, with adjacent pins. 2. GbX connector with single wafer. 3. Module board escape routing, with adjacent pins. Different levels of complexity were retained initially for the escape routing. From Backplane routing will be used to determine what level of complexity is necessary. From Backplane + Complexity - + Complexity - To Backplane
33 GbX connector module escape routing backplane escape routing
34 Connectors VHDM Very High Density Matrix
35 Connectors
36 VHDM - Backplane Connectors VHDM connector twin-ax cable feed backplane escape routing
37 Connectors Red/Black switch allows supercomputer to be physically divided for secure (classified) processing Red/Black switch is two VHDM-HSD connectors in a back-to-back configuration A center-plane circuit board provides support for the back-to-back configuration HFSS model
38 Cable Gore Twin-Ax 100 differential Self Equalization
39 Self Equalization Cable Attenuation increases with sqrt(f) due to conductor skin effects Higher frequency components attenuations >> fundamental frequency Increased jitter and inter-symbol interference Limits length of cable Dielectric loss vary directly with frequency Low loss dielectric Cable Equalization Produces a near linear attenuation response vs. frequency Use different skin depth properties of conducting materials Base material has low conductivity and/or high permeability» Coat with a good conductor
40 Cable Equalized Standard Cable
41 HyperBGA High Performance Organic Package Flip Chip Package
42 Packaging
43 Packaging
44 Conclusions Cray and Ansoft Corporation are in collaboration to verify for the 3.2Gb/s serial data channel of the Cray Red Storm Supercomputer high-bandwidth, three-dimensional mesh interconnect network. Cray recognized the value of electromagnetic-based simulation to ensure reliable supercomputer performance. This presentation showed how a combination of electromagnetic field simulation coupled with circuit and system simulation was used to predict the interconnect performance. The successful/accurate characterization of the system was made possible by utilizing: Electromagnetics based analyses software Circuit/System Level» Ansoft Designer Passive Physical Device Modeling» Ansoft HFSS» Ansoft Designer» Ansoft SpiceLink» Ansoft Optimetrics Modern high-speed designs are requiring engineers to achieve new levels of technological advances. The methodologies introduced here show how to systematically reduce a complex system to a solvable problem. This structured procedure breaks the design-build-redesign loop commonly found in the old methodology of addressing problems after signal integrity errors are encountered.
I N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0
I N T E R C O N N E C T A P P L I C A T I O N N O T E STEP-Z Connector Routing Report # 26GC001-1 February 20, 2006 v1.0 STEP-Z CONNECTOR FAMILY Copyright 2006 Tyco Electronics Corporation, Harrisburg,
More informationIntegrating ADS into a High Speed Package Design Process
Integrating ADS into a High Speed Package Design Process Page 1 Group/Presentation Title Agilent Restricted Month ##, 200X Agenda High Speed SERDES Package Design Requirements Performance Factor and Design
More informationEDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk
DesignCon 2007 Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk Ravi Kollipara, Rambus, Inc. ravik@rambus.com, (650) 947-5298 Ben Chia, Rambus, Inc. Dan Oh, Rambus,
More informationA Modular Platform for Accurate Multi- Gigabit Serial Channel Validation
A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation Presenter: Andrew Byers Ansoft Corporation High Performance Electronics: Technical Challenges Faster data rates in increasingly
More informationAn Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation
An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation C. Chastang, A. Amédéo V. Poisson, P. Grison, F. Demuynck C. Gautier, F. Costa Thales Communications &
More informationAnsys Designer RF Training Lecture 2: Introduction to the Designer GUI
Ansys Designer RF Solutions for RF/Microwave Component and System Design 7. 0 Release Ansys Designer RF Training Lecture 2: Introduction to the Designer GUI Ansoft Designer Desktop Menu bar Toolbars Schematic
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. Z-PACK TinMan Connector Routing. Report # 27GC001-1 May 9 th, 2007 v1.0
I N T E R C O N N E C T A P P L I C A T I O N N O T E Z-PACK TinMan Connector Routing Report # 27GC001-1 May 9 th, 2007 v1.0 Z-PACK TinMan Connectors Copyright 2007 Tyco Electronics Corporation, Harrisburg,
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. Advanced Mezzanine Card (AMC) Connector Routing. Report # 26GC011-1 September 21 st, 2006 v1.
I N T E R C O N N E C T A P P L I C A T I O N N O T E Advanced Mezzanine Card (AMC) Connector Routing Report # 26GC011-1 September 21 st, 2006 v1.0 Advanced Mezzanine Card (AMC) Connector Copyright 2006
More informationHigh Speed and High Power Connector Design
High Speed and High Power Connector Design Taiwan User Conference 2014 Introduction High speed connector: Electrically small Using differential signaling Data rate >100Mbps High power connector: Static
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide
I N T E R C O N N E C T A P P L I C A T I O N N O T E STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide Report # 32GC001 01/26/2015 Rev 3.0 STRADA Whisper Connector
More informationEnabling SI Productivity Part 2. Venkatesh Seetharam Aaron Edwards
Enabling SI Productivity Part 2 Venkatesh Seetharam Aaron Edwards 1 Problem Statement SI engineers use simulation software to squeeze the most performance out of their design. They will tend to focus on
More informationRevolutionary High Performance Interconnect Which Maximizes Signal Density
Revolutionary High Performance Interconnect Which Maximizes Signal Density Tom Cohen and Gautam Patel Teradyne Connection Systems 44 Simon St. Nashua, New Hampshire 03060 Phone: 603-791-3383, 603-791-3164
More informationIn-chip and Inter-chip Interconnections and data transportations for Future MPAR Digital Receiving System
In-chip and Inter-chip Interconnections and data transportations for Future MPAR Digital Receiving System A presentation for LMCO-MPAR project 2007 briefing Dr. Yan Zhang School of Electrical and Computer
More informationGenesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits
Genesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits Create the following schematics in Figure 1 with Genesys s schematic editor, which depicts two sections of a cascaded microstrip
More informationOutline. Darren Wang ADS Momentum P2
Outline Momentum Basics: Microstrip Meander Line Momentum RF Mode: RFIC Launch Designing with Momentum: Via Fed Patch Antenna Momentum Techniques: 3dB Splitter Look-alike Momentum Optimization: 3 GHz Band
More informationBoard Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
More informationA Design of Experiments for Gigabit Serial Backplane Channels
DesignCon 2008 A Design of Experiments for Gigabit Serial Backplane Channels Mr. Jack Carrel, Xilinx jack.carrel@xilinx.com (972) 246-0239 Mr. Bill Dempsey, Redwire Enterprises billd@redwireenterprises.com
More informationPackage on Board Simulation with 3-D Electromagnetic Simulation
White Paper Package on Board Simulation with 3-D Electromagnetic Simulation For many years, designers have taken into account the effect of package parasitics in simulation, from using simple first-order
More informationQ2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009
Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction
More informationDesign Guidelines for 100 Gbps - CFP2 Interface
2014.01.16 AN-684 Subscribe This document shows an example layout design that implements a 4 x 25/28 Gbps CFP2 module interface that meets the insertion and return loss mask requirements proposed in the
More informationUsing Sonnet in a Cadence Virtuoso Design Flow
Using Sonnet in a Cadence Virtuoso Design Flow Purpose of this document: This document describes the Sonnet plug-in integration for the Cadence Virtuoso design flow, for silicon accurate EM modelling of
More informationReport # 20GC004-1 November 15, 2000 v1.0
I N T E R C O N N E C T A P P L I C A T I O N N O T E Z-PACK HS3 Connector Routing Report # 20GC004-1 November 15, 2000 v1.0 Z-PACK HS3 6 Row 60 Position and 30 Position Connectors Copyright 2000 Tyco
More information100GbE Architecture - Getting There... Joel Goergen Chief Scientist
100GbE Architecture - Getting There... Joel Goergen Chief Scientist April 26, 2005 100GbE Architecture - Getting There Joel Goergen Force10 Networks joel@force10networks.com Subject : 100GbE Architecture
More informationMC92610, Gbaud Reference Design Platform An 8-Slot Full-Mesh or Fabric Backplane Reference Design
Freescale Semiconductor White Paper BR1570 Rev. 1, 03/2005 MC92610, 3.125 Gbaud Reference Design Platform An 8-Slot Full-Mesh or Fabric Backplane Reference Design by: SerDes Applications Team Abstract
More informationChip/Package/Board Design Flow
Chip/Package/Board Design Flow EM Simulation Advances in ADS 2011.10 1 EM Simulation Advances in ADS2011.10 Agilent EEsof Chip/Package/Board Design Flow 2 RF Chip/Package/Board Design Industry Trends Increasing
More informationApplication Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationHFSS 14 Update for SI and RF Applications Markus Kopp Product Manager, Electronics ANSYS, Inc.
HFSS 14 Update for SI and RF Applications Markus Kopp Product Manager, Electronics ANSYS, Inc. 1 ANSYS, Inc. September 21, Advanced Solvers: Finite Arrays with DDM 2 ANSYS, Inc. September 21, Finite Arrays
More informationSEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group
More informationElectrical optimization and simulation of your PCB design
Electrical optimization and simulation of your PCB design Steve Gascoigne Senior Consultant at Mentor Graphics Zagreb, 10. lipnja 2015. Copyright CADCAM Group 2015 The Challenge of Validating a Design..
More informationMECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009
MECT Series Final Inch Designs in SFP+ Applications Revision Date: August 20, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group LLC COPYRIGHTS,
More information3D EM Simulation in the Design Flow of High-Speed Multi-Pin Connectors
3D EM Simulation in the Design Flow of High-Speed Multi-Pin Connectors Application and Simulation courtesy of Thomas Gneiting, AdMOS GmbH, Frickenhausen, Germany. This article describes the design flow
More informationNEMI Optoelectronic Substrates Project (Status Report) Jack Fisher - Project Leader
NEMI Optoelectronic Substrates Project (Status Report) Jack Fisher - Project Leader The optoelectronics industry is moving at a rapid pace and new ideas and processes occur almost every week. The printed
More informationQPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004
Application Note QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004 Copyrights and Trademarks Copyright 2004 Samtec,
More informationRecent Via Modeling Methods for Multi-Vias in a Shared Anti-pad
Recent Via Modeling Methods for Multi-Vias in a Shared Anti-pad Yao-Jiang Zhang, Jun Fan and James L. Drewniak Electromagnetic Compatibility (EMC) Laboratory, Missouri University of Science &Technology
More informationApplication Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationHybrid Couplers 3dB, 90º Type PC2025A2100AT00
GENERAL DESCRIPTION The PC2025A2100AT00 is a RoHS compliant low profile wideband 3dB hybrid coupler which can support mobile applications, including PCS and DCS applications. The power coupler series of
More informationAdvances in Measurement Based Transient Simulation
Time Domain Simulation in ADS, Slide - 1 Advances in Measurement Based Transient Simulation Presented by GigaTest Labs Gary Otonari and Orlando Bell March, 2008 1 Time Domain Simulation in ADS, Slide -
More informationAdditional Trace Losses due to Glass- Weave Periodic Loading. Jason R. Miller, Gustavo Blando and Istvan Novak Sun Microsystems
Additional Trace Losses due to Glass- Weave Periodic Loading Jason R. Miller, Gustavo Blando and Istvan Novak Sun Microsystems 1 Introduction PCB laminates are composed of resin and a glass fabric Two
More informationCECOS University Department of Electrical Engineering. Wave Propagation and Antennas LAB # 1
CECOS University Department of Electrical Engineering Wave Propagation and Antennas LAB # 1 Introduction to HFSS 3D Modeling, Properties, Commands & Attributes Lab Instructor: Amjad Iqbal 1. What is HFSS?
More informationPackaging Technology of the SX-9
UMEZAWA Kazuhiko, HAMAGUCHI Hiroyuki, TAKEDA Tsutomu HOSAKA Tadao, NATORI Masaki, NAGATA Tetsuya Abstract This paper is intended to outline the packaging technology used with the SX-9. With the aim of
More informationRealize Your Product Promise. DesignerRF
Realize Your Product Promise DesignerRF Four-element antenna array showing current distribution and far-field gain, created in DesignerRF using layout editor and solved via HFSS with Solver on Demand technology
More informationThank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss
1 Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss a new 2mm hard metric connector that has been designed
More informationSimulation Advances. Antenna Applications
Simulation Advances for RF, Microwave and Antenna Applications Presented by Martin Vogel, PhD Application Engineer 1 Overview Advanced Integrated Solver Technologies Finite Arrays with Domain Decomposition
More informationVertical Conductive Structures
Vertical Conductive Structures A new Interconnect Technique Agenda The need for an alternative PCB technology Introduction of VeCS Technology comparison Cost comparison State of VeCS technology Application
More informationATCA Platform Considerations for Backplane Ethernet. Aniruddha Kundu Michael Altmann Intel Corporation May 2004
ATCA Platform Considerations for Backplane Ethernet Aniruddha Kundu Michael Altmann Intel Corporation May 2004 IEEE 802.3ap Back Plane Ethernet TF Interim meeting May 2004 1 Introduction This presentation
More informationQ Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height
Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting
More informationUnderstanding 3M Ultra Hard Metric (UHM) Connectors
3M Electronic Solutions Division 3MUHMWEBID_100809 Understanding 3M Ultra Hard Metric (UHM) Connectors Enabling performance of next generation 2 mm Hard Metric systems 3M Electronic Solutions Division
More information1A7 Optimization of Power Delivery Networks for Maximizing Signal Integrity PIs: M. Swaminathan & C. Ji Post Doc: M. Larbi Students: H. M.
Annual Report & Y2 Proposal 1A7 Optimization of Power Delivery Networks for Maximizing Signal Integrity PIs: M. Swaminathan & C. Ji Post Doc: M. Larbi Students: H. M. Torun 1A7 Optimization of Power Delivery
More informationAnalyzing Digital Jitter and its Components
2004 High-Speed Digital Design Seminar Presentation 4 Analyzing Digital Jitter and its Components Analyzing Digital Jitter and its Components Copyright 2004 Agilent Technologies, Inc. Agenda Jitter Overview
More informationSAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)
SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) 07-013r7 SAS-2 Zero-Length Test Load Characterization 1 Zero-Length Test Load Provides ideal connection
More informationIntroducing Virtuoso RF Designer (RFD) For RFIC Designs
A seminar on Cadence Virtuoso RF Designer is scheduled for March 5, 2008. To know more, write to Brajesh Heda at brajesh@cadence.com Introducing Virtuoso RF Designer (RFD) For RFIC Designs Introduction
More informationDemonstration of Technical & Economic Feasibility. Brian Seemann Xilinx
Demonstration of Technical & Economic Feasibility Results are presented which demonstrate the technical and economic feasibility of backplane signaling at 5+ and 1+ Gigabits/second Brian Seemann Xilinx
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with
More informationDesigning and Verifying Future High Speed Busses
Designing and Verifying Future High Speed Busses Perry Keller Agilent Technologies Gregg Buzard December 12, 2000 Agenda Bus Technology Trends and Challenges Making the transition: Design and Test of DDR
More informationAirMax VSe High Speed Backplane Connector System
AirMax VSe High Speed Backplane Connector System July 2012 FCI Customer Presentation For External Use Where will AirMax VSe connectors be used & Why? More bandwidth density is being demanded from equipment
More informationSMAFTI Package Technology Features Wide-Band and Large-Capacity Memory
SMAFTI Package Technology Features Wide-Band and Large-Capacity Memory KURITA Yoichiro, SOEJIMA Koji, KAWANO Masaya Abstract and NEC Corporation have jointly developed an ultra-compact system-in-package
More informationHigh-Frequency Algorithmic Advances in EM Tools for Signal Integrity Part 1. electromagnetic. (EM) simulation. tool of the practic-
From January 2011 High Frequency Electronics Copyright 2011 Summit Technical Media, LLC High-Frequency Algorithmic Advances in EM Tools for Signal Integrity Part 1 By John Dunn AWR Corporation Only 30
More informationThe Red Storm System: Architecture, System Update and Performance Analysis
The Red Storm System: Architecture, System Update and Performance Analysis Douglas Doerfler, Jim Tomkins Sandia National Laboratories Center for Computation, Computers, Information and Mathematics LACSI
More informationCircular M8/M12 Interconnect Solutions for Industrial applications
Circular M8/M12 Interconnect Solutions for Industrial applications By Kevin Oursler, Dir. Marketing and Business Development at ERNI Electronics Challenges in Industrial Automation today are being supported
More informationOptimization of Modern Memory
System Design, Verificationand and Optimization of Modern Memory Interfaces (DDR3) Santa Clara, Aug 23 rd 2011 Robert Myoung Sr. Application Engineer 1 Agenda Introduction ECAD Geometry Translation SI/PI
More informationUnderstanding Strip (Finite) and Slot (Infinite) Ground based EM simulations in ADS
Understanding Strip (Finite) and Slot (Infinite) Ground based EM simulations in ADS ADS offer three ways in which designers can model the return path (ground) for their structures to perform EM simulations.
More informationSignal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs
White Paper Introduction Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs Signal integrity has become a critical issue in the design of high-speed systems. Poor signal integrity can mean
More informationGT Micro D High Speed Characterization Report For Differential Data Applications. Micro-D High Speed Characterization Report
GT-14-19 Micro D For Differential Data Applications GMR7580-9S1BXX PCB Mount MWDM2L-9P-XXX-XX Cable Mount Revision History Rev Date Approved Description A 4/10/2014 C. Parsons/D. Armani Initial Release
More informationSolving the challenges posed by Chip/Package/Board Co-Design
Solving the challenges posed by Chip/Package/Board Co-Design Identify and locate sources of unwanted coupling Simulation link to EM: Critical Interconnect, Vias, Discontinuities, Embedded Passives, etc
More informationOptical Interconnects: Trend and Applications
Optical Interconnects: Trend and Applications Yi-Jen Chan EOL, ITRI Wireless & Optical Communications conference 2008 April 23, 2008 OUTLINE Background and Motivation Trends of Optical Interconnects Technology
More informationRF/Microwave Circuits I Laboratory #2. Circuit Tuning and EM Simulation with Momentum
RF/Microwave Circuits I Laboratory #2 Circuit Tuning and EM Simulation with Momentum Overview This laboratory continues the basic ADS training approach from Laboratory #1. The two main objectives for this
More informationA Practical Methodology for SerDes Design
A Practical Methodology for SerDes Design Asian IBIS Summit, Shanghai, China, November 14, 2018 Authors: Amy Zhang, Guohua Wang, David Zhang, Zilwan Mahmod, Anders Ekholm agenda Challenges in Traditional
More information100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal
100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal IEEE P802.3bj 100Gb/s Backplane and Copper Cable Task Force Newport Beach Rich Mellitz, Intel Corporation Kent Lusted, Intel Corporation
More information8. Selectable I/O Standards in Arria GX Devices
8. Selectable I/O Standards in Arria GX Devices AGX52008-1.2 Introduction This chapter provides guidelines for using industry I/O standards in Arria GX devices, including: I/O features I/O standards External
More informationASIX USB-to-LAN Applications Layout Guide
ASIX USB-to-LAN Applications Revision 1.0 Dec. 11th, 2007 1 Revision Date Description 1.0 2007/12/11 New release. ASIX USB-to-LAN Applications Revision History 2 Content 1. Introduction...4 2. 4-Layer
More informationHOME :: FPGA ENCYCLOPEDIA :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE
Page 1 of 8 HOME :: FPGA ENCYCLOPEDIA :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE FPGA I/O When To Go Serial by Brock J. LaMeres, Agilent Technologies Ads by Google Physical Synthesis Tools Learn How to Solve
More informationModeling of Connector to PCB Interfaces. CST User Group Meeting, September 14, 2007 Thomas Gneiting, AdMOS GmbH
Modeling of Connector to PCB Interfaces CST User Group Meeting, September 14, 2007 Thomas Gneiting, AdMOS GmbH thomas.gneiting@admos.de Table of Content Introduction Parametric CST model of connector to
More informationSimulation Advances for RF, Microwave and Antenna Applications
Simulation Advances for RF, Microwave and Antenna Applications Bill McGinn Application Engineer 1 Overview Advanced Integrated Solver Technologies Finite Arrays with Domain Decomposition Hybrid solving:
More informationRealize Your Product Promise HFSS
Realize Your Product Promise HFSS Smart phone front view with electronic field displayed (left); back view with housing cut away to show internal geometry with electric field (right) Achieve high-frequency,
More informationOutpacing VME: OpenVPX fast-tracks technologies to the front lines
SPRING 2011 Outpacing VME: OpenVPX fast-tracks technologies to the front lines Advantages in SWaP, thermal management, and connectivity mean that OpenVPX s resultant rapid deployment is outrunning VME.
More informationFirst Steps with ADS and Coax Modeling
First Steps with ADS and Coax Modeling ADS Session 1 Start ADS and Create an Empty Project Look for a desktop icon or start menu item entitled Advanced Design System 2009 ADS will start up and you will
More informationAgilent Bead Probe Technology
Agilent Bead Probe Technology Page 1 Abstract Lead-free, shrinking geometries, new packages and high-speed signaling present new challenges for ICT. The impact will be more defects, loss of access, lower
More informationPCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s
PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Mated with PCIE-RA Series PCB Connectors Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS,
More informationFast Electromagnetic Modeling of 3D Interconnects on Chip-package-board
PIERS ONLINE, VOL. 6, NO. 7, 2010 674 Fast Electromagnetic Modeling of 3D Interconnects on Chip-package-board Boping Wu 1, Xin Chang 1, Leung Tsang 1, and Tingting Mo 2 1 Department of Electrical Engineering,
More informationHigh-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs. I.K. Anyiam
High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs I.K. Anyiam 1 Introduction LVDS SerDes helps to reduce radiated emissions, but does not completely eliminate them EMI prevention must
More informationActive Optical Cables. Dr. Stan Swirhun VP & GM, Optical Communications April 2008
Active Optical Cables Dr. Stan Swirhun VP & GM, Optical Communications April 2008 Supplier of Mixed Signal Products Supplier of Mixed Signal Communication Semiconductors, public $230M Medical Communications
More informationOptimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation
Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Yuzhe Chen, Zhaoqing Chen and Jiayuan Fang Department of Electrical
More informationLTCC (Low Temperature Co-fired Ceramic)
LTCC (Low Temperature Co-fired Ceramic) Design Guide Line. 381, Wonchun-Dong, Paldal-Ku, Suwon City, Kyung Ki-Do, Republic of Korea Tel : 82-31-217-2500 (Ext. 470) Fax : 82-31-217-7316 Homepage : http://www.pilkorcnd.co.kr
More informationMinimization of Crosstalk in PCB
Minimization of Crosstalk in PCB Avali Ghosh 1, Sisir Kumar Das 2, Annapurna Das 3 1, 2, 3 ECE Department, MAKAUT, GNIT, Kolkata Abstract: This paper describes the cross-talk problems in printed circuit
More informationUsing ADS to Post Process Simulated and Measured Models. Presented by Leon Wu March 19, 2012
Using ADS to Post Process Simulated and Measured Models Presented by Leon Wu March 19, 2012 Presentation Outline Connector Models From Simulation Connector Models From Measurement The Post processing,
More informationSSI Ethernet Midplane Design Guide
SSI Ethernet Midplane Design Guide November 2010 Revision 1.0.2 SSI Ethernet Midplane Design Guide Disclaimer: THIS DRAFT DESIGN GUIDE IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY
More informationMm-wave integrated waveguide components in silicon technology
Mm-wave integrated waveguide components in silicon technology G. Gentile, M. Spirito, L.C.N. de Vreede, et al. Electronics Research Laboratory (ELCA), Dimes, Delft University of Technology, The Netherlands
More informationBreakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s
Breakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s January 2015 Jennie Grosslight Product Manager Agenda Overview Benefits and challenges for DDR4 and LPDDR4 >2400Mb/s Breakthrough Insight
More informationHFSS Hybrid Finite Element and Integral Equation Solver for Large Scale Electromagnetic Design and Simulation
HFSS Hybrid Finite Element and Integral Equation Solver for Large Scale Electromagnetic Design and Simulation Laila Salman, PhD Technical Services Specialist laila.salman@ansys.com 1 Agenda Overview of
More informationCHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK
24 CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK 2.1 INTRODUCTION The high speed digital signal propagates along the transmission lines in the form of transverse electromagnetic (TEM) waves at very
More informationAN_8430_002 April 2011
A Maxim Integrated Products Brand 78Q8430 10/100 Ethernet MAC and PHY APPLICATION NOTE AN_8430_002 April 2011 Introduction 78Q8430 Layout Guidelines The TSC 78Q8430 is a single chip 10Base-T/100Base-TX
More informationSIMULATION OF AN IMPLANTED PIFA FOR A CARDIAC PACEMAKER WITH EFIELD FDTD AND HYBRID FDTD-FEM
1 SIMULATION OF AN IMPLANTED PIFA FOR A CARDIAC PACEMAKER WITH EFIELD FDTD AND HYBRID FDTD- Introduction Medical Implanted Communication Service (MICS) has received a lot of attention recently. The MICS
More informationChallenges and performance of the frontier technology applied to an ATLAS Phase-I calorimeter trigger board dedicated to the jet identification
Challenges and performance of the frontier technology applied to an ATLAS Phase-I calorimeter trigger board dedicated to the jet identification B. Bauss, A. Brogna, V. Büscher, R. Degele, H. Herr, C. Kahra*,
More informationAllegro Sigrity SI Streamlining the creation of high-speed interconnect on digital PCBs and IC packages
Streamlining the creation of high-speed interconnect on digital PCBs and IC packages The Cadence Allegro Sigrity signal integrity (SI) integrated high-speed design and analysis environment streamlines
More informationThe Impact of Optics on HPC System Interconnects
The Impact of Optics on HPC System Interconnects Mike Parker and Steve Scott Hot Interconnects 2009 Manhattan, NYC Will cost-effective optics fundamentally change the landscape of networking? Yes. Changes
More informationMDI for 4x25G Copper and Fiber Optic IO. Quadra (CFP4 proposal) Connector System
MDI for 4x25G Copper and Fiber Optic IO Quadra (CFP4 proposal) Connector System Nov 7, 2011 Nathan Tracy, TE Connectivity Tom Palkert, Molex 4x25Gb/s MDI Potential Requirements Critical Needs: Excellent
More informationDesign Process and Technical Thoughts on a Two Channel PHY Approach
Design Process and Technical Thoughts on a Two Channel PHY Approach Joel Goergen Cisco, Beth Kochuparambil Cisco IEEE 802.3bj January 2012 Interim, Newport Beach, CA, USA Supporters Howard Frazier Broadcom
More informationHspice Differential IO Kit User s Manual
Hspice Differential IO Kit User s Manual Simulation of Lattice SC Product LVDS and other differential Interfaces OVERVIEW The Lattice HSpice IO Kit contains a collection of HSpice model files that allow
More informationHardware Acceleration for CST MICROWAVE STUDIO. Amy Dewis Channel Manager
Hardware Acceleration for CST MICROWAVE STUDIO Amy Dewis Channel Manager Agenda 1. Acceleware Overview 2. Why use Hardware Acceleration? 3. Current Performance, Features and Hardware 4. Upcoming Features
More informationAdvanced Surface Based MoM Techniques for Packaging and Interconnect Analysis
Electrical Interconnect and Packaging Advanced Surface Based MoM Techniques for Packaging and Interconnect Analysis Jason Morsey Barry Rubin, Lijun Jiang, Lon Eisenberg, Alina Deutsch Introduction Fast
More information