Tutorial I: Cadence Innovus ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim
|
|
|
- Peregrine Sanders
- 5 years ago
- Views:
Transcription
1 Tutorial I: Cadence Innovus ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for Cadence Innovus 1. Copy the following files into your working directory. gscl45nm.lef gscl45nm.tlf gscl45nm.map test.sdc test.v 2. Type the following command to source the designated file. source /tools/cadence/innovus171/cshrc.meta 3. Run Cadence Innovus by typing 'innovus'. Do not use background command (= innovus &'). 4. Cadence Innovus manual provided by Cadence can be found in the following directory. /tools/cadence/innovus171/doc/innovusug/innovusug.pdf Page 1 of 20
2 II. Placement and Routing 1. Importing Your Design A. Click File Import Design in menu bar Page 2 of 20
3 B. Click the button '1', click the open button in 'Netlist Files' window, expand the window by clicking >>, add your netlist file (test.v) by double-clicking, and close the 'Netlist Files' window. C. Click the button '2' to make Innovus find the top cell automatically. D. Click the button '3' which enables LEF Files, and click 4 to open 'LEF Files' window, expand the window by clicking >>, add 'gscl45nm.lef' by double-clicking, and close the 'LEF Files' window. Page 3 of 20
4 E. Click the button '5' which opens MMMC Browser. More steps follow: Page 4 of 20
5 a) Double click (a) Library Sets (not + button) which opens Add Library Set window. Type gscl45nm_ls on Name field, click Add button in Timing Library Files tab which opens Timing Library Files window. b) In the Timing Library Files window, expand the window by clicking >>, change Filters to All Files (*), and double-clickgscl45nm.tlf, and close the window. Page 5 of 20
6 c) Close the Add Library Set Window by clicking OK. d) In MMMC Browser, double click (b) Delay Corners which opens Add Delay Corner window. Type gscl45nm_dc in Name field, and select gscl45nm_ls for Library Set in Attribute tab. Then Close the window with clicking OK. Page 6 of 20
7 e) In MMMC Browser, double click (c) Constraint Modes which opens Add Constraint Mode window. Type test_cm on Name field, click Add button in SDC Constraint Files tab which opens Timing Library Files window. f) In the SDC Constraint Files window, expand the window by clicking >>, and double-click test.sdc, and close the window. Page 7 of 20
8 g) the Add Library Set Window by clicking OK. h) In MMMC Browser, double-click (d) Analysis Views which opens Add Analysis View window. Type test_av in the Name field, and select (or confirm) gsc45nm_dc in Delay Corner field. Click OK to close the window. i) In MMMC Browser, double-click (e) Setup Analysis Views which opens Add Setup Analysis View window. Select (or confirm) test_av in Analysis View field. Click OK to close the window. Do the same for (f) Hold Analysis Views. Page 8 of 20
9 j) The resulting MMMC Browser should look like the figure below. Click save & Close, and save it as Default.view. Page 9 of 20
10 k) Your 'Design Import' window should look like the following. l) Click 'OK' to import your design. Look at your command shell window. Innovus shows various information while it imports the design. The main window of Innovus will show you rows, where standard cells will be placed during placement. 2. Setting Up Layout Area In this step, we will set up layout area. We will not do floorplanning. A. Choose 'Floorplan' and then 'Specify Floorplan...' in the menu bar B. In 'Basic' tab, you can specify core size by (1) AR (Aspect Ratio) or (2) Dimension. 'Core' is the region that cells are placed. C. Choose 'Dimension' under 'Core Size by', and set width and height to be 100. (100 by 100 is actually too large for this design. You will be asked to change the width and height later.) Page 10 of 20
11 D. Choose 'Core to IO Boundary' and set 'Core to Left', 'Core to Top', 'Core to Right' and 'Core to Bottom' to 5 E. Click 'OK' to finish and see the modified floorplan outline in the main window. It should look like the following. Page 11 of 20
12 3. Performing Placement A. Choose 'Place' -> 'Place Standard Cell ' then you will see the following window. B. Click Mode ', click Set Defaults, and click OK. Page 12 of 20
13 C. In Place Window, click 'OK to perform placement. Innovus will do placement as well as trial-routing (It is not actual routing) D. To see the core utilization, click '%' button in the toolbar and drag and make a rectangle containing the core region. The utilization will be shown in your command shell window. It will be about 22.1% in this example. Page 13 of 20
14 4. Performing Routing A. Choose 'Route' -> 'Nanoroute' -> 'Route...' then you will see the following window. Page 14 of 20
15 B. Click 'OK' to do routing with default settings. Click 'Physical view' button and see the routing result. It should look like the following. C. See your command shell window. It shows the routing information such as total wirelength, total wirelength in each metal layer, the number of vias, the number of DRC violations, and so on. D. How to capture screenshots: Choose 'Tools' -> 'Screen Capture' -> Write To GIF File Page 15 of 20
16 5. How to View Specific Metal Layers and Vias On the right side of the screen, scroll down and see the following items. You can turn on and off the visibilities of metal layers and vias. Turn on and off visibilities and see if it works well. You will need this to capture specific metal layers later. Page 16 of 20
17 III. GDSII File Generation After finishing up to routing step, you have to save your design to make a final layout which includes layouts of standard cells. This step is done by Cadence Virtuoso, thus you have to save your design and load it in Virtuoso. We will use gdsii format for this. 1. GDS Export Choose File -> 'Save' -> 'GDS/OASIS ' then you will see the following window. 2. Setting Use the following setting: Output Format : GDSII/Stream Output File : type a file name for gdsii output file. Map File : choose 'gscl45nm.map' Library Name : test (for test.v), IC1 (for IC1.v), IC2 (for IC2.v), IC3 (for IC3.v) GDS Structure Name : same as Library Name Page 17 of 20
18 The GDS Export window should look like the following. Click 'OK' to save your design. Page 18 of 20
19 IV. Exercise Try these to enhance your understanding of Cadence Innovus. You don't need to submit the answers to these items. 1. Try the whole step with the same netlist file (test.v) and the modified core area (30x30). You don't need to turn off and on Innovus. Just start from '2.2 setting-up of layout area' step. After placement is done, check out your command shell window. You will see error messages because core area is too small. 2. Try the whole step with the same netlist file with the modified core area (N by N). At this time, try with various N values and find the minimum N which passes placement and routing without any error. 3. Specify Maximum Routing Layer in placement step. In Mode Setup window(2.3.b in placement step), Set Specify Maximum Routing Layer as 2. Page 19 of 20
20 After placement is done, open NanoRoute window and set 'Top Layer' in 'Routing Control' box. The value in 'Top Layer' box should be 2 which you specified during placement. Run nanoroute and see the number of metal layers used in routing in your command shell window. Page 20 of 20
Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof.
Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof. Sung Kyu Lim I. Setup for Cadence Virtuoso 1. Copy the following files into your
Tutorial for Cadence SOC Encounter Place & Route
Tutorial for Cadence SOC Encounter Place & Route For Encounter RTL-to-GDSII System 13.15 T. Manikas, Southern Methodist University, 3/9/15 Contents 1 Preliminary Setup... 1 1.1 Helpful Hints... 1 2 Starting
Tutorial for Encounter
Tutorial for Encounter STEP 1: Login to the Linux system on Linuxlab server. Start a terminal (the shell prompt). (If you don t know how to login to Linuxlab server, look at here) Click here to open a
Laboratory 6. - Using Encounter for Automatic Place and Route. By Mulong Li, 2013
CME 342 (VLSI Circuit Design) Laboratory 6 - Using Encounter for Automatic Place and Route By Mulong Li, 2013 Reference: Digital VLSI Chip Design with Cadence and Synopsys CAD Tools, Erik Brunvand Background
ECE425: Introduction to VLSI System Design Machine Problem 3 Due: 11:59pm Friday, Dec. 15 th 2017
ECE425: Introduction to VLSI System Design Machine Problem 3 Due: 11:59pm Friday, Dec. 15 th 2017 In this MP, you will use automated tools to synthesize the controller module from your MP2 project into
Tutorial 2 Automatic Placement & Routing
Tutorial 2 Automatic Placement & Routing Please follow the instructions found under Setup on the CADTA main page before starting this tutorial. 1.1. Start Encounter Log on to a VLSI server using your EE
Abstract Editor (Last updated: Oct. 23, 2008)
Abstract Editor (Last updated: Oct. 23, 2008) Abstract Editor Tutorial This tutorial has been created to discuss all of the steps needed to create an abstract Library Exchange Format (LEF) file for custom
Place & Route: Using Silicon Ensemble
Place & Route: Using Silicon Ensemble Introduction In a typical digital design flow, hardware description language is used to model a design and verify desired behavior. Once the desired functionality
EE 330 Laboratory Experiment Number 11
EE 330 Laboratory Experiment Number 11 Design and Simulation of Digital Circuits using Hardware Description Languages Fall 2017 Contents Purpose:... 3 Background... 3 Part 1: Inverter... 4 1.1 Simulating
Physical Placement with Cadence SoCEncounter 7.1
Physical Placement with Cadence SoCEncounter 7.1 Joachim Rodrigues Department of Electrical and Information Technology Lund University Lund, Sweden November 2008 Address for correspondence: Joachim Rodrigues
Another view of the standard cells called the abstract view needs to generated
Abstract Generation Place and route tools do not require the full cell layout Another view of the standard cells called the abstract view needs to generated The abstract view provides information like:
Prepared by Dr. Ulkuhan Guler GT-Bionics Lab Georgia Institute of Technology
Prepared by Dr. Ulkuhan Guler GT-Bionics Lab Georgia Institute of Technology OUTLINE Introduction Mapping for Schematic and Layout Connectivity Generate Layout from Schematic Connectivity Some Useful Features
Introduction to Innovus
Introduction to Innovus Courtesy of Dr. Dae Hyun Kim@WSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Introduction to Innovus Innovus was called Innovus before v15 Standard Placement and Routing
Cell-Based IC Physical Design & Verification SOC Encounter. Advisor : 李昆忠 Presenter : 蕭智元
Cell-Based IC Physical Design & Verification SOC Encounter Advisor : 李昆忠 Presenter : 蕭智元 Reference: SOC Encounter Training Manual, 2007, edited by CIC. Introduction We ll use some EDA tools to transform
ASIC Physical Design Top-Level Chip Layout
ASIC Physical Design Top-Level Chip Layout References: M. Smith, Application Specific Integrated Circuits, Chap. 16 Cadence Virtuoso User Manual Top-level IC design process Typically done before individual
Creating LEF File. Abstract Generation: Creating LEF Tutorial File Release Date: 01/13/2004. Export GDS:
Creating LEF Tutorial 1-1 - Creating LEF File Abstract Generation: Export GDS: Abstract generator comes as a part of the Silicon Ensemble package. As such, it cannot directly read ICFB library databases.
EE 330 Laboratory Experiment Number 11 Design and Simulation of Digital Circuits using Hardware Description Languages
EE 330 Laboratory Experiment Number 11 Design and Simulation of Digital Circuits using Hardware Description Languages Fall 2015 Purpose: The purpose of this experiment is to develop methods for using Hardware
Design rule illustrations for the AMI C5N process can be found at:
Cadence Tutorial B: Layout, DRC, Extraction, and LVS Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Revised by C Young & Waqar A Qureshi -FS08 Document Contents Introduction
ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018
ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018 Introduction This project will first walk you through the setup
EE115C Digital Electronic Circuits. Tutorial 4: Schematic-driven Layout (Virtuoso XL)
EE115C Digital Electronic Circuits Tutorial 4: Schematic-driven Layout (Virtuoso XL) This tutorial will demonstrate schematic-driven layout on the example of a 2-input NAND gate. Simple Layout (that won
VLSI Lab Tutorial 1. Cadence Virtuoso Schematic Composer Introduction
VLSI Lab Tutorial 1 Cadence Virtuoso Schematic Composer Introduction 1.0 Introduction The purpose of the first lab tutorial is to help you become familiar with the schematic editor, Virtuoso Schematic
TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION
TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION After finishing a schematic of your design (Tutorial-I), the next step is creating masks which are for
10.) Click on the Security tab in Internet Options. 11.) Then click on Trusted Sites. 12.) Click on the Custom level button.
Kannapolis Archibus as a trusted website If you have problems logging into Kannapolis Archibus to create a Work Request, you may need to make sure that Kannapolis Archibus is a trusted site on your web
DRC and LVS checks using Cadence Virtuoso Version 3.0
DRC and LVS checks using Cadence Virtuoso Version 3.0 Start virtuoso l l Open a virtuoso session in the directory which contains the required cds.lib and lib.def files. Command : virtuoso & Open the layout
Lesson 18 Getting Started with Excel Essentials
Getting Started with Excel Essentials Computer Literacy BASICS: A Comprehensive Guide to IC 3, 4 th Edition 1 Objectives Identify the parts of the Excel screen. Navigate through a worksheet and a workbook.
VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction
VLSI Lab Tutorial 3 Virtuoso Layout Editing Introduction 1.0 Introduction The purpose of this lab tutorial is to guide you through the design process in creating a custom IC layout for your CMOS inverter
FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT
FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT DIC1: Schematic Design Entry, Simulation & Verification DIC2: Schematic Driven Layout Drawing (SDL) Design Rule Check (DRC)
Cadence Virtuoso Layout Connectivity Mark- Net Tutorial
Cadence Virtuoso Layout Connectivity Mark- Net Tutorial Digital VLSI Chip Design CAD manual addendum When you re drawing layout, especially of a complex cell, it s sometimes hard to see exactly what your
Netscape Composer: Working with Tables
Why tables? Netscape Composer: Working with Tables Tables on the Web can be divided into two categories: data display and page layout. Although the method for making both kinds of tables is the same, it
EE582 Physical Design Automation of VLSI Circuits and Systems
EE582 Prof. Dae Hyun Kim School of Electrical Engineering and Computer Science Washington State University Preliminaries Table of Contents Semiconductor manufacturing Problems to solve Algorithm complexity
AMIS CDNLive Paper: A DFII Based Place and Route Interface
Table of Contents Chapter 1.0 Overview Chapter 2.0 Implementation Chapter 3.0 Digital Integration Form Chapter 4.0 To P&R Tab Chapter 5.0 From P&R Tab Chapter 6.0 Summary 1/17 Introduction Chapter 1: Overview
Select the technology library: NCSU_TechLib_ami06, then press OK.
ECE 126 Inverter Tutorial: Schematic & Symbol Creation Created for GWU by Anis Nurashikin Nordin & Thomas Farmer Tutorial adapted from: http://www.ee.ttu.edu/ee/cadence/commondirectory/final%20tutorials/digitalcircuitsimulationusingvirtuoso.doc
EE434 ASIC & Digital Systems. From Layout to SPICE Simulation (Virtuoso, Calibre, HSpice) Spring 2017 Dae Hyun Kim
EE434 ASIC & Digital Systems From Layout to SPICE Simulation (Virtuoso, Calibre, HSpice) Spring 2017 Dae Hyun Kim daehyun@eecs.wsu.edu 1 Preparation for Lab2 Download the following file into your working
EECE 285 VLSI Design. Cadence Tutorial EECE 285 VLSI. By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski
Cadence Tutorial EECE 285 VLSI By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski 1 Table of Contents Purpose of Cadence 1) The Purpose of Cadence pg. 4 Linux 1) The Purpose of Linux
Cadence SOC Encounter Tutorial for a logic block using the University Of Utah Standard cell Libraries In ON Semiconductor 0.
Cadence SOC Encounter Tutorial for a logic block using the University Of Utah Standard cell Libraries In ON Semiconductor 0.5 µ C5N CMOS 1. Create a folder called encounter inside of your project folder
How to make labels in Word By Kathleen K. Koch 26 April Introduction
How to make labels in Word By Kathleen K. Koch 26 April 2003 Introduction This tutorial is set up in small steps to help you make your own cigar band labels using Microsoft s Word program. Included in
UNIVERSITY OF WATERLOO
UNIVERSITY OF WATERLOO UW ASIC DESIGN TEAM: Cadence Tutorial Description: Part I: Layout & DRC of a CMOS inverter. Part II: Extraction & LVS of a CMOS inverter. Part III: Post-Layout Simulation. The Cadence
DRC and LVS checks using Cadence Virtuoso Version 2.0
DRC and LVS checks using Cadence Virtuoso Version 2.0 Start virtuoso l l Open a virtuoso session in the directory which contains the required cds.lib and lib.def files. Command : virtuoso & Open the layout
Cadence On-Line Document
Cadence On-Line Document 1 Purpose: Use Cadence On-Line Document to look up command/syntax in SoC Encounter. 2 Cadence On-Line Document An on-line searching system which can be used to inquire about LEF/DEF
Creating Verilog Tutorial Netlist Release Date: 01/13/2005(Version 2)
Creating Verilog Tutorial 2-1 - Creating a verilog netlist for a schematic: The verilog netlist is necessary for automatic layout (placement and routing) tools. It contains information about the I/O pins
Using the ispxpga Floorplanner
Using the ispxpga Floorplanner Table of Contents USING THE ISPXPGA FLOORPLANNER...3 Task 1: Open the Design...4 Task 2: Open a Floorplanner Design File...5 Task 3: Tour the Graphical User Interface - The
Activity: Using Mapbook
Activity: Using Mapbook Requirements You must have ArcMap for this activity. Preparation: Download Mapbook. The download page is intimidating. Just scroll to the bottom and find the Download Now place.
Virtuoso Schematic Composer
is a schematic design tool from Cadence. In this tutorial you will learn how to put electrical components, make wire connections, insert pins and check for connection error. Start Cadence Custom IC Design
Introduction to web page creation
Introduction to web page creation Step 1: Planning website and page layouts... 2 Step 2: Demonstrating Mediator... 2 Step 3: Linking the pages... 6 Step 4: Exporting your files... 6 MatchWare Page 1 Step
Place & Route Tutorial #1
Place & Route Tutorial #1 In this tutorial you will use Synopsys IC Compiler (ICC) to place, route, and analyze the timing and wirelength of two simple designs. This tutorial assumes that you have worked
CMOS VLSI Design Lab 3: Controller Design and Verification
CMOS VLSI Design Lab 3: Controller Design and Verification The controller for your MIPS processor is responsible for generating the signals to the datapath to fetch and execute each instruction. It lacks
XnView Image Viewer. a ZOOMERS guide
XnView Image Viewer a ZOOMERS guide Introduction...2 Browser Mode... 5 Image View Mode...14 Printing... 22 Image Editing...26 Configuration... 34 Note that this guide is for XnView version 1.8. The current
Starting Excel application
MICROSOFT EXCEL 1 2 Microsoft Excel: is a special office program used to apply mathematical operations according to reading a cell automatically, just click on it. It is called electronic tables Starting
Outline. SoC Encounter Flow. Typical Backend Design Flow. Digital IC-Project and Verification. Place and Route. Backend ASIC Design flow
Outline Digital IC-Project and Verification Deepak Dasalukunte Backend ASIC Design flow General steps Input files Floorplanning Placement Clock-synthesis Routing Typical Backend Design Flow SoC Encounter
L14 - Placement and Routing
L14 - Placement and Routing Ajay Joshi Massachusetts Institute of Technology RTL design flow HDL RTL Synthesis manual design Library/ module generators netlist Logic optimization a b 0 1 s d clk q netlist
Inserting or deleting a worksheet
Inserting or deleting a worksheet To insert a new worksheet at the end of the existing worksheets, just click the Insert Worksheet tab at the bottom of the screen. To insert a new worksheet before an existing
14. Excel Form Controls
14. Excel Form Controls In a new worksheet, type the following items in the range H1:H20: H1 : Roller Skates H2 : VCR H3 : Desk H4 : Mug H5 : Car H6 : Washing Machine H7 : Rocket Launcher H8 : Bike H9
How To Series Roland DisplayStudio Split Screen Layout Guide
Roland DisplayStudio August 14, 2014 Roland DisplayStudio allows the designer to control the size of the screen region the playlist will play inside of with settings on the Layout tab. Along with changing
Exercise 1. Section 2. Working in Capture
Exercise 1 Section 1. Introduction In this exercise, a simple circuit will be drawn in OrCAD Capture and a netlist file will be generated. Then the netlist file will be read into OrCAD Layout. In Layout,
CMOS VLSI Design Lab 3: Controller Design and Verification
CMOS VLSI Design Lab 3: Controller Design and Verification The controller for your MIPS processor is responsible for generating the signals to the datapath to fetch and execute each instruction. It lacks
Published on Online Documentation for Altium Products (
Published on Online Documentation for Altium Products (https://www.altium.com/documentation) Home > Simulation Profiles Using Altium Documentation Modified by Jason Howie on Dec 14, 2017 Along with other
DesignWorks- CrystalWork Skillbuilder
DesignWorks- CrystalWork Skillbuilder Crystal Shapes & Fills The following exercise will cover the basics of filling and editing a Crystal shape. For detailed CrystalWork software instructions, review
ADJUST TABLE CELLS-ADJUST COLUMN AND ROW WIDTHS
ADJUST TABLE CELLS-ADJUST COLUMN AND ROW WIDTHS There are different options that may be used to adjust columns and rows in a table. These will be described in this document. ADJUST COLUMN WIDTHS Select
Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410
Cadence Analog Tutorial 1: Schematic Entry and Transistor Characterization Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Revision Notes: July2004 Generate tutorial for
Fall 2008: EE5323 VLSI Design I using Cadence
1 of 23 9/17/2008 6:47 PM Fall 2008: EE5323 VLSI Design I using Cadence This tutorial has been adapted from EE5323 offered in Fall 2007. Thanks to Jie Gu, Prof. Chris Kim and Satish Sivaswamy of the University
CMOS VLSI Design Lab 3: Controller Design and Verification
CMOS VLSI Design Lab 3: Controller Design and Verification The controller for your MIPS processor is responsible for generating the signals to the datapath to fetch and execute each instruction. It lacks
INSERT SUBTOTALS Database Exercise Sort the Data Department Department Data Tab Sort and Filter Group
INSERT SUBTOTALS Subtotals are used to summarize data in a range of data. This command offers many kinds of summary information, including counts, sums, averages, minimums, and maximums. When this feature
CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout)
CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout) Joel Wilder, Aleksandar Milenkovic, ECE Dept., The University of Alabama in Huntsville Adapted from Virginia Tech, Dept.
The Procedure for Laying out the inverter in TSMC s 0.35 micron Technogy using MOSIS SCMOS SCN4M_SUBM design rules.
Page 1 of 5 CADENCE TUTORIAL Creating Layout of an inverter: click on File->library->new a Create Library form appears, fill it as follows: in the name field enter: inverter select "Attach to existing
ECE471/571 Energy Ecient VLSI Design
ECE471/571 Energy Ecient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30pm on Friday, January 30 th 2015 Introduction This project will rst walk you through the setup for
Using OrCAD Layout Plus A Simple Guide
Using OrCAD Layout Plus A Simple Guide Written by Jose Cabral September 2006 Revised by Nithin Raghunathan 1 SKETCH THE CIRCUIT YOU WISH TO LAYOUT SKETCH THE LAYOUT COM J1 OUTPUT +12 COM -12 COM INPUT
Microelectronica. Full-Custom Design with Cadence Tutorial
Área Científica de Electrónica Microelectronica Full-Custom Design with Cadence Tutorial AustriaMicroSystems C35B3 (HIT-Kit 3.70) Marcelino Santos Table of contends 1. Starting Cadence... 3 Starting Cadence
An overview of standard cell based digital VLSI design
An overview of standard cell based digital VLSI design Implementation of the first generation AsAP processor Zhiyi Yu and Tinoosh Mohsenin VCL Laboratory UC Davis Outline Overview of standard cellbased
ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)
ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS) Objective Part A: To become acquainted with Spectre (or HSpice) by simulating an inverter,
Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)
Amplifier Simulation Tutorial Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5) Yongsuk Choi, Marvin Onabajo This tutorial provides a quick introduction to the use of Cadence tools
Lecture 11 Logic Synthesis, Part 2
Lecture 11 Logic Synthesis, Part 2 Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese461/ Write Synthesizable Code Use meaningful names for signals and variables
Complete Tutorial (Includes Schematic & Layout)
Complete Tutorial (Includes Schematic & Layout) Download 1. Go to the "Download Free PCB123 Software" button or click here. 2. Enter your e-mail address and for your primary interest in the product. (Your
Switchboard. Creating and Running a Navigation Form
Switchboard A Switchboard is a type of form that displays a menu of items that a user can click on to launch data entry forms, reports, queries and other actions in the database. A switchboard is typically
Synopsys Custom Designer Tutorial for a chip integra7on using the University of Utah Standard Cell Libraries In ON Semiconductor 0.
Synopsys Custom Designer Tutorial for a chip integra7on using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version 6.0 Overview This tutorial will take you through the
Virtuoso Layout Editor
This tutorial will cover the basic steps involved in using the Cadence layout editor called Virtuoso, extracting layout, and running simulation on the layout. The inverter layout is used as an example
Cell-Based Design Flow. TA : 吳廸優
Cell-Based Design Flow TA : 吳廸優 dywu@viplab.cs.nctu.edu.tw 1 Outline Overview Design Flow Stage 1 RTL Development Synthesis Gate Level Simulation Design Flow Stage 2 Placement and Routing Post Layout Simulation
TUTORIAL SESSION Technical Group Hoda Najafi & Sunita Bhide
TUTORIAL SESSION 2014 Technical Group Hoda Najafi & Sunita Bhide SETUP PROCEDURE Start the Altium Designer Software. (Figure 1) Ensure that the Files and Projects tabs are located somewhere on the screen.
Dreamweaver. Links and Tables
Dreamweaver Links and Tables WORKSHOP DESCRIPTION... 1 Overview 1 Prerequisites 1 Objectives 1 ADDING HYPERLINKS... 2 New Text Hyperlink 2 Existing Text or Image Hyperlink 2 EXERCISE 1 3 New Text E-mail
TYPE EDIT V12. Tutorial 03. Multicopy to create a set of medals COPYRIGHT 2014 GRAVOTECH MARKING SAS ALL RIGHTS RESERVED
TYPE EDIT V12 Multicopy to create a set of medals COPYRIGHT 2014 GRAVOTECH MARKING SAS ALL RIGHTS RESERVED Multicopy to create a set of medals Creation Time : 45 minutes Level : Intermediate Module : TypeEdit
A Study of IR-drop Noise Issues in 3D ICs with Through-Silicon-Vias
A Study of IR-drop Noise Issues in 3D ICs with Through-Silicon-Vias Moongon Jung and Sung Kyu Lim School of Electrical and Computer Engineering Georgia Institute of Technology, Atlanta, Georgia, USA Email:
EEC 116 Fall 2011 Lab #3: Digital Simulation Tutorial
EEC 116 Fall 2011 Lab #3: Digital Simulation Tutorial Dept. of Electrical and Computer Engineering University of California, Davis Issued: October 10, 2011 Due: October 19, 2011, 4PM Reading: Rabaey Insert
Creating a Text Frame. Create a Table and Type Text. Pointer Tool Text Tool Table Tool Word Art Tool
Pointer Tool Text Tool Table Tool Word Art Tool Picture Tool Clipart Tool Creating a Text Frame Select the Text Tool with the Pointer Tool. Position the mouse pointer where you want one corner of the text
From SOC Encounter to Virtuoso (version 3.1)
From SOC Encounter to Virtuoso (version 3.1) Alberto Stabile 20 Gen. 2011 1 Indroduction This little example has been created to check the design ow with 65-nm TSMC. The ow starts from an ad-hoc Verilog
On GPU Bus Power Reduction with 3D IC Technologies
On GPU Bus Power Reduction with 3D Technologies Young-Joon Lee and Sung Kyu Lim School of ECE, Georgia Institute of Technology, Atlanta, Georgia, USA yjlee@gatech.edu, limsk@ece.gatech.edu Abstract The
Using Dreamweaver. 4 Creating a Template. Logo. Page Heading. Home About Us Gallery Ordering Contact Us Links. Page content in this area
4 Creating a Template Now that the main page of our website is complete, we need to create the rest of the pages. Each of them will have a layout that follows the plan that is shown below. Logo Page Heading
EECS 627, Lab Assignment 3
EECS 627, Lab Assignment 3 1 Introduction In this lab assignment, we will use Cadence ICFB and Calibre to become familiar with the process of DRC/LVS checks on a design. So far, we have placed and routed
CS 4120 Hardware Description Languages and Synthesis Homework 6: Introduction to Cadence Silicon Ensemble
CS 4120 Hardware Description Languages and Synthesis Homework 6: Introduction to Cadence Silicon Ensemble 0. Introduction In this homework, you will be introduced to a Place and Route tool called Silicon
Introduction. Using Indents and Tab Stops. Google Documents Using Indents, Tabs, and Lists. Indenting Text. Page 1
Google Documents Using Indents, Tabs, and Lists Introduction Page 1 Indenting and lists are a great way to draw attention to important areas of your document. There are several ways in Google Documents
Cadence Tutorial D: Using Design Variables and Parametric Analysis Document Contents Introduction Using Design Variables Apply Apply
Cadence Tutorial D: Using Design Variables and Parametric Analysis Created for the MSU VLSI program by Casey Wallace Last Updated by: Patrick O Hara SS15 Document Contents Introduction Using Design Variables
Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter
Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter Introduction This tutorial describes the steps involved in the design and simulation of a CMOS inverter using the Cadence Virtuoso
Lab 2. Standard Cell layout.
Lab 2. Standard Cell layout. The purpose of this lab is to demonstrate CMOS-standard cell design. Use the lab instructions and the cadence manual (http://www.es.lth.se/ugradcourses/cadsys/cadence.html)
Thermal-Aware 3D IC Physical Design and Architecture Exploration
Thermal-Aware 3D IC Physical Design and Architecture Exploration Jason Cong & Guojie Luo UCLA Computer Science Department cong@cs.ucla.edu http://cadlab.cs.ucla.edu/~cong Supported by DARPA Outline Thermal-Aware
ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool
ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool Contents Contents 1. General 2. Creating and Working On a Layout o 2.1 Undoing/Re-doing an Action o 2.2 Display Options
Introduction to tabs and tables
L E S S O N 5 Introduction to tabs and tables Suggested teaching time 40-50 minutes Lesson objectives To work with tab stops and tables in your document, you will: a b c Identify, set, edit, and remove
AgWare ClickFORMS 7.0 Introductory Tutorial
AgWare ClickFORMS 7.0 Introductory Tutorial MAIN WINDOW If you have used Office 2007, our new layout will look familiar. Here is a screenshot of the new and improved AgWare ClickFORMS window: The Forms
Information Systems Center. FrontPage 2003 Reference Guide for COMM 321 & 421
Information Systems Center FrontPage 2003 Reference Guide for COMM 321 & 421 September 2008 Table of Contents Portfolio Web Sites & Web Pages... 1 Open Your Portfolio Web Site in FrontPage for Editing...
ENGL 103 Eportfolio Instructions Table of Contents Create Portfolio Shell and Select Template Edit Pages
ENGL 103 Eportfolio Instructions Table of Contents Create Portfolio Shell and Select Template Edit Pages Home Analysis Writing with Sources Best Piece of Writing Longitudinal Reflection Adding Artifacts
The IIT standard cell library Version 2.1
The IIT standard cell library Version 2.1 Highlights - Support for AMI 0.35um library, including pads - Added Primetime and Pathmill support to IIT ASIC Flow - Support for stacked vias (for Virtuoso and
MICROSOFT EXCEL BIS 202. Lesson 1. Prepared By: Amna Alshurooqi Hajar Alshurooqi
MICROSOFT EXCEL Prepared By: Amna Alshurooqi Hajar Alshurooqi Lesson 1 BIS 202 1. INTRODUCTION Microsoft Excel is a spreadsheet application used to perform financial calculations, statistical analysis,
More Skills 12 Create Web Queries and Clear Hyperlinks
CHAPTER 9 Excel More Skills 12 Create Web Queries and Clear Hyperlinks Web queries are requests that are sent to web pages to retrieve and display data in Excel workbooks. Web queries work best when retrieving