Chapter 2: Introduction to Verilog
|
|
|
- Sabrina Mosley
- 5 years ago
- Views:
Transcription
1 Chapter 2: Introduction to Verilog 2.1 (a) HDL Hardware Description Language FPGA Field Programmable Logic Array (b) Verilog has statements that execute concurrently since it must model real hardware in which the components are all in operation at the same time. (c) A hardware description language allows a digital system to be designed and debugged at a higher level of abstraction than schematic capture with gates, flip-flops, and standard MSI building blocks. The details of the gates and flip-flops do not need to be handled during early phases of design. Designs are more portable when low-level library-specific details are not included in the model. HDLs allow the creation of such portable high-level behavioral models. 2.2 (a) Legal: A_123, _A123, c1 c2, and1; Illegal: 123A (starts with number), $A123_ (starts with $), and (reserved word). (b) None of the Verilog identifiers are equivalent since Verilog is case sensitive. 2.3 (a) (b) 2.4 module Gate(A, B, C, D, Z); input A, B, C, D; output Z; wire E, F, G, H, I; assign #5 H = A & B & C; assign #5 E = H D; assign #5 G = ~(B C); assign #5 F = ~(G & A); assign #2 I = ~F; assign #5 Z = E ^ I; module 2.5 (a) module one_bit_sub(x, y, bin, diff, bout); input x, y, bin; output diff, bout; assign diff = x ^ y ^ bin; assign bout = (~x & bin) (~x & y) (bin & y); module (b) module four_bit_sub(a, b, bin, d, bout); input[3:0] a, b; 17
2 input bin; output[3:0] d; output bout; wire[3:0] bo; one_bit_sub s1(a[0], b[0], bin, d[0], bo[1]); one_bit_sub s2(a[1], b[1], bo[1], d[1], bo[2]); one_bit_sub s3(a[2], b[2], bo[2], d[2], bo[3]); one_bit_sub s4(a[3], b[3], bo[3], d[3], bout); module 2.6 (a) module circuit(a, B, C, D, G); input A, B, C, D; output G; wire E, F; assign E = A & B; assign F = E C; assign G = D & F; module (b) module circuit(a, B, C, D, G); input A, B, C, D; output reg G; reg E, F; initial E <= 0; F <= 0; G <= 0; E <= A & B; F <= E C; G <= F & D; module 2.7 (a) A changes to 1 at 25 ns, B changes to 1 at 25 ns, C change to 1 at 35 ns (b) A changes to 1 at 25 ns, B changes to 1 at 20 + Δ ns, C does not change 2.8 (a) A falling-edge triggered D flip-flop with asynchronous active high clear and set (b) Q = '0', because Clr = 1 has priority. 2.9 module SR_Latch(S, R, Q, Qn); input S, R; output reg Q; output Qn; initial Q <= 0; 18
3 R) if(s == 1'b1) Q <= 1'b1; if(r == 1'b1) Q <= 1'b0; assign Qn = ~Q; module 2.10 module MNFF(M, N, CLK, CLRn, Q, Qn); input M, N, CLK, CLRn; output reg Q; output Qn; initial Q <= 0; CLRn) if(clrn == 1'b0) Q <= 0; if(clk == 0) if(m == 0 && N == 0) Q <= ~Q; if(m == 0 && N == 1) Q <= 1; if(m == 1 && N == 0) Q <= 0; if(m == 1 && N == 1) Q <= Q; assign Qn = ~Q; module 2.11 module DDFF(R, S, D, Clk, Q); input R, S, D, Clk; output reg Q; initial Q <= 0; R, S) if(r == 1'b0) Q <= 0; if(s == 1'b0) Q <= 1; Q <= D; module 19
4 2.12 (a) module ITFF(I0, I1, T, R, Q, QN); input I0, I1, T, R; output reg Q; output QN; initial Q <= 0; R) if(r == 1'b1) #5 Q <= 0; if((i0 == 1'b1 && T == 1'b1) (I1 == 1'b1 && T == 1'b0)) #8 Q <= QN; assign QN = ~Q; module (b) add list * add wave * force T 0 0, repeat 200 force I1 0 0, 1 50, force I0 0 0, run 750 ns 2.13 ns Δ a b c d e ns Δ a b c d e i. 5 b10101 ii. 8 b iii. 3 b i. 4 b0000 ii. 8 b iii. 7 b
5 2.17 i. 8 h0d ii. 8 hfd iii. 8 h50 iv. 8 h50 v. 8 h0d vi. 8 hfd vii. 8 h50 viii. 8 h (a) A >> 4 == 2 h0c A >>> 4 == 2 hfc A << 4 == 8 h70 A <<< 4 == 8 h70 (b) (c) (d) (e) (f) (g) (h) A >> 4 == 2 h0c A >>> 4 == 2 h0c A << 4 == 8 h70 A <<< 4 == 8 h70 A >> 4 == 2 h0c A >>> 4 == 2 h0c A << 4 == 8 h70 A <<< 4 == 8 h70 A >> 4 == 8 h0c A >>> 4 == 8 h0c A << 4 == 8 h70 A <<< 4 == 8 h70 A >> 4 == 8 h0c A >>> 4 == 8 h0c A << 4 == 8 h70 A <<< 4 == 8 h70 A >> 4 == 8 h0c A >>> 4 == 8 hfc A << 4 == 8 h70 A <<< 4 == 8 h70 A >> 4 == 8 h0c A >>> 4 == 8 hfc A << 4 == 8 h70 A <<< 4 == 8 h70 A >> 4 == 32 h0ffffffc A >>> 4 == 32 hfffffffc A << 4 == 32 hfffffc70 A <<< 4 == 32 hfffffc i. 8 h0d ii. 8 h0d iii. 8 h50 iv. 8 h50 v. 8 h0d 21
6 vi. 8 h0d vii. 8 h50 viii. 8 h i. 8 h0d ii. 8 h0d iii. 8 h50 iv. 8 h50 v. 8 h0d vi. 8 h0d vii. 8 h50 viii. 8 h The synthesized hardware is a 4-bit shift register The synthesized hardware is a single flip-flop Both modules are synthesized to 4-bit shift registers. There are no differences between the two shift registers (a) D1 = 5, D2 = 1. The values of D1 and D2 swap. (b) D1 = 1, D2 = 1. The values of D1 and D2 do not swap. (c) iii 2.25 a; y must be in the sensitivity list, otherwise sum and carry will not update from changes to y 2.26 ns Δ a b c d e f
7 (a) (b) (c) ns a b c ns a b c ns a b c
8 (d) ns a b c ns Δ a b c d
9 2.33 (a) 6 b (b) 3 b001 (c) 3 b001 (d) 1 b0 (e) 3'b (a) (b)
10 2.36 Clr is asynchronous, whereas C affects a synchronous input to the D flip-flop (a) assign #10 F = (C == 0)? ((D==0)? ~A: B):((D==0)? ~B: 0); (c) (b) if(c==0 && D==0) #10 F = ~A; if(c==0 && D==1) #10 F = B; if(c==1 && D==0) #10 F = ~B; #10 F = 0; case(sel) 0: #10 F = ~A; 1: #10 F = B; 2: #10 F = ~B; 3: #10 F = 0; case 2.38 (a) module 1: B1, B2, B3) if (C == 1) A <= B1; if (C == 2) A <= B2; if (C == 3) A <= B3; A <= 0; module 2: assign A = (C==1)? B1 : ((C==2)? B2 : ((C==3)? B3 : 0 )); 26
11 (b) 2.39 (a) module SR_Latch(S, R, P, Q); input S, R; output P, Q; assign Q = (S)? 1 : ((R)? 0 : Q); assign P = ~Q; module (b) (c) assign Q = S (~R & Q); assign P = ~Q; assign Q = ~(R P); assign P = ~(S Q); 2.40 i. 8 b ii. 8 b iii. 8 b iv. 8 b v. 8 b vi. 8 b i. 32 hffffff5b ii. 32 hffffff5b iii. 32 h b iv. 32 h b v. 32 h b vi. 32 h b 2.42 (a) 27
12 (b) (c) module comp4bit(a, B, EQin, GTin, LTin, EQout, GTout, LTout); input[3:0] A, B; input EQin, GTin, LTin; output reg EQout, GTout, LTout; initial EQout = 0; GTout = 0; LTout = 0; B, EQin, GTin, LTin) if(a > B) EQout <= 0; GTout <= 1; LTout <= 0; if(a < B) EQout <= 0; GTout <= 0; LTout <= 1; if(gtin == 1) EQout <= 0; GTout <= 1; LTout <= 0; if(ltin == 1) EQout <= 0; GTout <= 0; LTout <= 1; EQout <= 1; GTout <= 0; LTout <= 0; module (d) module comp8bit(a, B, EQi, GTi, LTi, EQ, GT, LT); input[7:0] A, B; input EQi, GTi, LTi; output EQ, GT, LT; wire LowEQ, LowGT, LowLT; comp4bit C1(A[3:0], B[3:0], EQi, GTi, LTi, LowEQ, LowGT, LowLT); comp4bit C2(A[7:4], B[7:4], LowEQ, LowGT, LowLT, EQ, GT, LT); module 28
13 2.43 module shift_reg(si, EN, CK, SO); input SI, EN, CK; output SO; reg[15:0] register; initial register <= 0; CK) if(en == 1) register <= {SI, register[15:1]}; assign SO = register[0]; module 2.44 (a) module shift74194(d, S, SDR, SDL, CLRb, CLK, Q); input[3:0] D; input[1:0] S; input SDR, SDL, CLRb, CLK; output reg [3:0] Q; (b) initial Q <= 0; CLRb) if(clrb == 0) Q <= 4'b0000; if(clk == 1) case(s) 0: Q <= Q; 1: Q <= {Q[2:0],SDL}; 2: Q <= {SDR, Q[3:1]}; 3: Q <= D; case module 29
14 module bit8shift(x, S, RSD, LSD, CLRb, CLK, Y); input[7:0] X; input[1:0] S; input RSD, LSD, CLRb, CLK; output[7:0] Y; shift74194 S1(X[3:0], S, Y[4], LSD, CLRb, CLK, Y[3:0]); shift74194 S2(X[7:4], S, RSD, Y[3], CLRb, CLK, Y[7:4]); module 2.45 (a) module Counter(D, CLK, CLR, ENT, ENP, UP, LOAD, Q, CO); input[3:0] D; input CLK, CLR, ENT, ENP, UP, LOAD; output reg[3:0] Q; output CO; initial Q = 0; assign CO = ((ENT == 1) && ((UP == 1 && (Q == 4'b1001)) (UP == 0 && (Q == 4'b0000)))); CLR) if(clr == 0) Q <= 0; if(clk == 1) if(load == 0) Q <= D; if(ent == 1 && ENP == 1 && UP == 0) if(q == 0) Q <= 4'b1001; Q <= Q - 1; if(ent == 1 && ENP == 1 && UP == 1) if(q == 4'b1001) Q <= 0; Q <= Q + 1; module (b) Count, CO); module Century_Counter(Din1, Din2, CLK, CLR, ENT, ENP, UP, LOAD, input [3:0] Din1, Din2; input CLK, CLR, ENT, ENP, UP, LOAD; output [7:0] Count; output CO; wire [3:0] Qout1, Qout2; wire Carry1, Carry2; Counter ct1(din1, CLK, CLR, ENT, ENP, UP, LOAD, Qout1, Carry1); Counter ct2(din2, CLK, CLR, ENT, Carry1, UP, LOAD, Qout2, Carry2); 30
15 assign Count = {Qout2, Qout1}; assign CO = Carry2; module The block diagram is similar to Figure 2-45 with an "Up" input added to each counter. (c) add wave * force Din2 4'b1001 force Din1 4'b1000 force CLK 0 0 ns, 1 50 ns -repeat 100 ns force CLR 1 0 ns, ns force LOAD 0 0 ns, ns force ENT 1 0 ns, ns, ns force ENP 1 force UP 1 0 ns, ns run 1200 ns 2.46 Students should look on the web for 74HC192 data sheet. CLR is active high. LOADB is active low. Counting up happens when UP has a rising edge and DOWN=1. Counting down happens when DOWN has a rising edge and UP=1. CARRY indicates terminal count in the up direction, i.e. 9. BORROW indicates terminal count in the down direction, i.e. 0. Operating Mode CLR LOADB UP DOWN D Q Borrow Carry Clear 1 X X 0 XXXX X X 1 XXXX Load 0 0 X X XXXX Q = D 1* 1* Count Up XXXX Q = Q ** Count Down XXXX Q = Q 1 1** 1 * when loading, if the input is 0 and down = 0, borrow will be 0. If the input is 9 and up = 0, carry will be 0 ** Borrow = 0 when the counter is in state 0 and down = 0. Carry = 0 when the counter is in state 9 and up = 0. module count74hc192(down, UP, CLR, LOADB, BORROW, CARRY, D, Q); input DOWN, UP, CLR, LOADB; input[3:0] D; output BORROW, CARRY; output reg[3:0] Q; initial Q = 0; UP, CLR, LOADB) if(clr == 1) Q <= 0; if(loadb == 0) Q <= D; if(down == UP) if(q == 4'b1001) Q <= 0; Q <= Q + 1; if(up == DOWN) 31
16 if(q == 0) Q <= 4'b1001; Q <= Q - 1; assign BORROW = (DOWN == 0 && Q == 0)? 0 : 1; assign CARRY = (UP == 0 && Q == 4'b1001)? 0 : 1; module 2.47 (a) module shift8(q, D, CLR, CLK, S0, S1, LSI, RSI); input[7:0] D; output reg[7:0] Q; input CLR, CLK, S0, S1, LSI, RSI; (b) initial Q = 0; CLR) if(clr == 1) Q <= 0; if(clk == 1) if(s0 == 1 && S1 ==1) Q <= D; if(s0 == 0 && S1 == 1) Q <= {RSI, Q[7:1]}; if(s0 == 1 && S1 == 0) Q <= {Q[6:0], LSI}; Q <= Q; module Note: D is not shown in the diagram. (c) module shiftreg(qq, DD, CLK2, CLR2, L, R); input[15:0] DD; input CLK2, CLR2, L, R; 32
17 output[15:0] QQ; shift8 SR1(QQ[15:8], DD[15:8], CLR2, CLK2, L, R, QQ[7], QQ[0]); shift8 SR2(QQ[7:0], DD[7:0], CLR2, CLK2, L, R, QQ[15], QQ[8]); module 2.48 module countq1(clk, Ld8, Enable, S5, Q); input clk, Ld8, Enable; output S5; output[3:0] Q; reg[3:0] Qint; initial Qint = 0; clk) if(ld8 == 1) Qint <= 4'b1000; if(enable == 1) if(qint == 4'b0011) Qint <= 4'b1000; Qint <= Qint - 1; assign S5 = (Qint == 4'b0101)? 1 : 0; assign Q = Qint; module 2.49 (a) module up_down(clk, CLR, LD, UP, D, Q); input CLK, CLR, LD, UP; input[3:0] D; output reg[3:0] Q; initial Q = 0; CLK) if(clr == 1) Q <= 4'b0000; if(ld == 1) Q <= D; if(up == 1) Q <= Q + 1; Q <= Q - 1; module 33
18 (b) (c) module modulo6(clk, Reset, CNT, Q); input CLK, Reset, CNT; output[3:0] Q; wire load, clock; assign load = Reset (~Q[0] & Q[1] & Q[2] & ~Q[3]); assign clock = CLK & CNT; up_down U1(clock, 1'b0, load, 1'b1, 4'b0001, Q); module 2.50 (a) (b) Next State X = 0 X = 1 Present State X = 0 X = 1 Z1 Z2 Z1 Z2 S0 S0 S S1 S1 S S2 S2 S S3 S0 S The following solutions utilize the solution for (a) module P2_51a(X, CLK, S, V); input X, CLK; output S, V; reg [2:0] StateTable0 [5:0]; reg [2:0] StateTable1 [5:0]; reg [1:0] OutTable0 [5:0]; reg [1:0] OutTable1 [5:0]; reg [2:0] State; wire [2:0] NextState; 34
19 initial StateTable0[0] <= 1; StateTable1[0] <= 1; StateTable0[1] <= 2; StateTable1[1] <= 4; StateTable0[2] <= 3; StateTable1[2] <= 3; StateTable0[3] <= 0; StateTable1[3] <= 0; StateTable0[4] <= 3; StateTable1[4] <= 5; StateTable0[5] <= 0; StateTable1[5] <= 0; OutTable0[0] <= 2'b00; OutTable1[0] <= 2'b10; OutTable0[1] <= 2'b10; OutTable1[1] <= 2'b00; OutTable0[2] <= 2'b00; OutTable1[2] <= 2'b10; OutTable0[3] <= 2'b00; OutTable1[3] <= 2'b10; OutTable0[4] <= 2'b10; OutTable1[4] <= 2'b00; OutTable0[5] <= 2'b10; OutTable1[5] <= 2'b01; State <= 0; assign NextState = (X==0)? StateTable0[State] : StateTable1[State]; assign S = (X==0)? OutTable0[State][1] : OutTable1[State][1]; assign V = (X==0)? OutTable0[State][0] : OutTable1[State][0]; CLK) State <= NextState; module example simulation commands: add wave * force CLK 1 0 ns, 0 10 ns -repeat 20 ns force X 1 0 ns, 0 15 ns, 1 35 ns, 0 75 ns, 1 95 ns, ns run 240 ns (b) module P2_51b(X, CLK, S, V); input X, CLK; output S, V; reg Q1, Q2, Q3; initial Q1 <= 0; Q2 <= 0; Q3 <= 0; CLK) Q1 <= (~Q1 & Q3); Q2 <= (~Q2 & ~Q3) (X & ~Q1 & Q2); Q3 <= (~Q1 & Q3) (Q2 & ~Q3); assign S = (X & ~Q2) (~X & Q2); assign V = (X & Q1 & Q2); module Read each set of outputs after 1/4 clock period before the falling edge of the clock but no later than the falling edge of the clock. 35
20 (c) module P2_51c(X, CLK, S, V); input X, CLK; output S, V; wire Q1, Q2, Q3; wire XN, Q1N, Q2N, Q3N; wire D1, D2, D3; wire A1, A2, A3, A4, A5, A6; Inverter I1(X, XN); And2 G1(Q1N, Q3, D1); And2 G2(Q2N, Q3N, A1); And3 G3(X, Q1N, Q2, A2); Or2 G4(A1, A2, D2); And2 G5(Q1N, Q3, A3); And2 G6(Q2, Q3N, A4); Or2 G7(A3, A4, D3); And2 G8(X, Q2N, A5); And2 G9(XN, Q2, A6); Or2 G10(A5, A6, S); And3 G11(X, Q1, Q2, V); DFF DFF1(D1, CLK, Q1, Q1N); DFF DFF2(D2, CLK, Q2, Q2N); DFF DFF3(D3, CLK, Q3, Q3N); module See Section 2.15 for the definition of the DFF component. The And3, And2, Or2, and Inverter components are all similar to the Nand3 component given on pages (section 2.15) The following solutions utilize the solution for (a) module P2_52a(X, CLK, D, B); input X, CLK; output reg D, B; reg[2:0] State, NextState; initial State <= 0; NextState <= 0; X) case(state) 0: if(x == 0) D <= 0; B <= 0; NextState <= 1; D <= 1; B <= 0; NextState <= 1; 1: if(x == 0) D <= 1; 36
21 B <= 0; NextState <= 2; D <= 0; B <= 0; NextState <= 3; 2: if(x == 0) D <= 1; B <= 0; NextState <= 4; D <= 0; B <= 0; NextState <= 5; 3: if(x == 0) D <= 0; B <= 0; NextState <= 5; D <= 1; B <= 0; NextState <= 5; 4: if(x == 0) D <= 1; B <= 1; NextState <= 0; D <= 0; B <= 0; NextState <= 0; 5: if(x == 0) D <= 0; B <= 0; NextState <= 0; D <= 1; B <= 0; NextState <= 0; case 37
22 CLK) State <= NextState; module example simulation commands: add wave * force CLK 1 0 ns, 0 10 ns -repeat 20 ns force X 1 0 ns, 0 15 ns, 1 35 ns, 0 75 ns, 1 95 ns, ns run 240 ns (b) module P2_52b(X, CLK, D, B); input X, CLK; output D, B; reg Q1, Q2, Q3; initial Q1 <= 0; Q2 <= 0; Q3 <= 0; CLK) Q1 <= (~Q1 & ~Q3) (~X & Q1 & ~Q2); Q2 <= (~Q2 & Q3); Q3 <= ~Q2 & (Q3 Q1); assign D = (~X & Q1) (X & ~Q1 & Q3); assign B = ~X & Q1 & Q2; module Read each set of outputs after 3/4 clock period before the falling edge of the clock but no later than the falling edge of the clock. (c) module PC_52c(X, CLK, D, B); input X, CLK; output D, B; wire A1, A2, A3; wire Q1, Q2, Q3; wire Q1N, Q2N, Q3N, XN, One; parameter I = 1; Inverter I1(X, XN); Nand2 G1(XN, Q2N, A1); JKFF FF1(I, I, Q3N, A1, CLK, Q1, Q1N); JKFF FF2(I, I, Q3, I, CLK, Q2, Q2N); JKFF FF3(I, I, Q1, Q2, CLK, Q3, Q3N); Nand2 G2(XN, Q1, A2); Nand3 G3(X, Q1N, Q3, A3); Nand2 G4(A2, A3, D); And3 G5(XN, Q1, Q2, B); module The Nand2, And3, and Inverter components are similar to the Nand3 component in Section The JKFF component is similar to the DFF component in Section
23 2.53 module moore_mach(x1, X2, Clk, Z); input X1, X2; input Clk; output Z; reg[1:0] state; initial state <= 1; Clk) case(state) 1: if((x1 ^ X2) == 1) #10 state <= 2; 2: if(x2 == 1) #10 state <= 1; default: case assign #10 Z = state[1]; module 2.54 module P_54(x1, x2, clk, z1, z2); input x1, x2, clk; output z1, z2; reg[1:0] state, next_state; initial state <= 1; next_state <= 1; x1, x2) case(state) 1: if({x1,x2} == 2'b00) #10 next_state <= 3; if({x1,x2} == 2'b01) #10 next_state <= 2; #10 next_state <= 1; 2: if({x1,x2} == 2'b00) #10 next_state <= 2; if({x1,x2} == 2'b01) #10 next_state <= 1; #10 next_state <= 3; 39
24 3: if({x1,x2} == 2'b00) #10 next_state <= 1; if({x1,x2} == 2'b01) #10 next_state <= 2; #10 next_state <= 3; case clk) #5 state <= next_state; assign #10 z1 = (state == 2)? 1: 0; assign #10 z2 = (state == 3)? 1: 0; module 2.55 (a) nextstate is not always assigned a new value in the conditional statements, i.e. clauses are not specified. Therefore, a latch will be created to hold nextstate to its old value. (b) The latch output would have the most recent value of nextstate. (c) X) case(state) 0: if(x == 1) nextstate <= 1; nextstate <= 0; 1: if(x == 0) nextstate <= 2; nextstate <= 1; 2: if(x == 1) nextstate <= 0; nextstate <= 2; case (d) Yes, unconditionally set nextstate to a default value at the ning of the always block 2.56 The nonblocking assignments must be changed to blocking assignments. Otherwise sel will not update for current use. sel updates only at the of the process so the case statement will get the wrong value. 40
25 2.57 ns Δ A B D Rising-edge triggered toggle flip-flop (T-flip-flop), with asynchronous active-high clear signal 2.59 (a) module ROM4_3(ROMin, ROMout); input[3:0] ROMin; output[2:0] ROMout; reg[2:0] ROM16X3 [15:0]; initial ROM16X3[0] <= 3'b000; ROM16X3[1] <= 3'b001; ROM16X3[2] <= 3'b001; ROM16X3[3] <= 3'b010; ROM16X3[4] <= 3'b001; ROM16X3[5] <= 3'b010; ROM16X3[6] <= 3'b010; ROM16X3[7] <= 3'b011; ROM16X3[8] <= 3'b001; ROM16X3[9] <= 3'b010; ROM16X3[10] <= 3'b010; ROM16X3[11] <= 3'b011; ROM16X3[12] <= 3'b010; ROM16X3[13] <= 3'b011; ROM16X3[14] <= 3'b011; ROM16X3[15] <= 3'b100; assign ROMout = ROM16X3[ROMin]; module (b) module P_59(A, count); input[11:0] A; output[3:0] count; wire[2:0] B,C,D; ROM4_3 R1(A[11:8], B); ROM4_3 R2(A[7:4], C); ROM4_3 R3(A[3:0], D); assign count = {1'b0, B} + C + D; module 41
26 (c) A Count D C B a b c y 7 y 6 y 5 y 4 y 3 y 2 y 1 y module decoder(a, B, C, Y); input A,B,C; output[7:0] Y; wire[2:0] index; reg[7:0] ROM[0:7]; initial ROM[0] <= 8'b ; ROM[1] <= 8'b ; ROM[2] <= 8'b ; ROM[3] <= 8'b ; ROM[4] <= 8'b ; ROM[5] <= 8'b ; ROM[6] <= 8'b ; ROM[7] <= 8'b ; assign index = {A,B,C}; assign Y = ROM[index]; module 2.61 (a) always MAX = A[0]; for (i = 0; i < 20; i = i + 1) if(a[i] > MAX) MAX = A[i]; (b) always MAX = A[0]; i = 1; while (i < 20) if(a[i] > MAX) MAX = A[i]; i = i + 1; 42
27 2.62 module tester; reg CLK; reg [0:11] X; reg [0:11] Z; initial X = 12'b ; Z = 12'b ; CLK = 1; reg Xin; wire Zout; integer i; always #50 CLK = ~CLK; Mealy M1(Xin, CLK, Zout); always for(i = 0; i < 12; i = i + CLK) #10 Xin = X[i]; #80 // wait to read output if( Zout!= Z[i]) $display("error"); $stop; $display("sequence correct"); $stop; module 2.63 module TestExcess3; reg[3:0] XA[1:10]; reg[3:0] ZA[1:10]; reg X, CLK; wire Z; integer i; integer j; initial X = 0; CLK = 0; XA[1] = 4'b0000; XA[2] = 4'b0001; XA[3] = 4'b0010; XA[4] = 4'b0011; XA[5] = 4'b0100; XA[6] = 4'b0101; XA[7] = 4'b0110; XA[8] = 4'b0111; XA[9] = 4'b1000; XA[10] = 4'b1001; ZA[1] = 4'b0011; ZA[2] = 4'b0100; ZA[3] = 4'b0101; ZA[4] = 4'b0110; ZA[5] = 4'b0111; ZA[6] = 4'b1000; 43
28 ZA[7] = 4'b1001; ZA[8] = 4'b1010; ZA[9] = 4'b1011; ZA[10] = 4'b1100; always #50 CLK <= ~CLK; Code_Converter C1(X, CLK, Z); always for(i = 1 ; i <= 10; i = i + 1) for(j= 0; j <= 3; j = j + 1) X = CLK); #(25); if(za[i][j]!= Z) $display("sequence incorrect"); $stop; $display("all sequences correct"); $stop; module 2.64 module testbench; wire S5; reg clk, Ld8, Enable; wire[3:0] Q; initial clk = 1; Ld8 = 1; Enable = 0; #100 Ld8 = 0; Enable = 1; #500 Enable = 0; #200 Enable = 1; #1000 Enable = 0; always #50 clk <= ~clk; S5) $display($time); countq1 C1(clk, Ld8, Enable, S5, Q); module 2.65 module testsmq1(correct); output reg correct; reg clk, X; integer i; wire Z; reg[1:5] answer; 44
29 initial answer[1] = 1; answer[2] = 1; answer[3] = 0; answer[4] = 1; answer[5] = 0; clk = 0; X = 1; #100 X = 0; #200 X = 1; always #50 clk <= ~clk; SMQ1 S1(X, clk, Z); always for(i = 1; i <= 5; i = i + clk); correct = (answer[i] == Z); if(correct == 0) $display($time); #10; $stop; module 45
30 46
Chapter 2 Solutions. 2.1 (a) VHDL - VHSIC Hardware Description Language VHSIC - Very High Speed Integrated Circuit
Chapter 2 Solutions 2.1 (a) VHDL - VHSIC Hardware Description Language VHSIC - Very High Speed Integrated Circuit (b) VHDL has statements that execute concurrently since it must model real hardware in
Modeling Sequential Circuits in Verilog
Modeling Sequential Circuits in Verilog COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Modeling Latches and Flip-Flops Blocking versus
Verilog HDL. Gate-Level Modeling
Verilog HDL Verilog is a concurrent programming language unlike C, which is sequential in nature. block - executes once at time 0. If there is more then one block, each execute concurrently always block
L5: Simple Sequential Circuits and Verilog
L5: Simple Sequential Circuits and Verilog Courtesy of Rex Min. Used with permission. 1 Key Points from L4 (Sequential Blocks) Classification: Latch: level sensitive (positive latch passes input to output
L5: Simple Sequential Circuits and Verilog
L5: Simple Sequential Circuits and Verilog Acknowledgements: Nathan Ickes and Rex Min Lecture notes prepared by Professor Anantha Chandrakasan L5: 6.111 Spring 29 Introductory Digital Systems Laboratory
ECE 2300 Digital Logic & Computer Organization. More Sequential Logic Verilog
ECE 2300 Digital Logic & Computer Organization Spring 2018 More Sequential Logic Verilog Lecture 7: 1 Announcements HW3 will be posted tonight Prelim 1 Thursday March 1, in class Coverage: Lectures 1~7
Chapter 9: Sequential Logic Modules
Chapter 9: Sequential Logic Modules Prof. Ming-Bo Lin Department of Electronic Engineering National Taiwan University of Science and Technology Digital System Designs and Practices Using Verilog HDL and
EEE 2243 Digital System Design TEST 1
EEE 2243 Digital System Design TEST 1 1. a) Write the Verilog code for the following Boolean function WITHOUT minimization using Boolean expression approach: f m(1,3,4,5,10,12,13) (CO1) [10 marks] 1 0001
DIGITAL SYSTEM DESIGN
DIGITAL SYSTEM DESIGN Prepared By: Engr. Yousaf Hameed Lab Engineer BASIC ELECTRICAL & DIGITAL SYSTEMS LAB DEPARTMENT OF ELECTRICAL ENGINEERING Digital System Design 1 Name: Registration No: Roll No: Semester:
N-input EX-NOR gate. N-output inverter. N-input NOR gate
Hardware Description Language HDL Introduction HDL is a hardware description language used to design and document electronic systems. HDL allows designers to design at various levels of abstraction. It
Blocking(=) vs Nonblocking (<=) Assignment. Lecture 3: Modeling Sequential Logic in Verilog HDL. Procedural assignments
Blocking(=) vs Nonblocking (
Chapter 9: Sequential Logic Modules
Chapter 9: Sequential Logic Modules Prof. Soo-Ik Chae Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008, John Wiley 9-1 Objectives After completing this chapter, you will be able
Digital Integrated Circuits
Digital Integrated Circuits Lecture 4 Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University BCD TO EXCESS-3 CODE CONVERTER 0100 0101 +0011 +0011 0111 1000 LSB received first Chung
Verilog Tutorial. Introduction. T. A.: Hsueh-Yi Lin. 2008/3/12 VLSI Digital Signal Processing 2
Verilog Tutorial T. A.: Hsueh-Yi Lin Introduction 2008/3/12 VLSI Digital Signal Processing 2 Verilog: A common language for industry HDL is a common way for hardware design Verilog VHDL Verilog is widely
ECE 574: Modeling and Synthesis of Digital Systems using Verilog and VHDL. Fall 2017 Final Exam (6.00 to 8.30pm) Verilog SOLUTIONS
ECE 574: Modeling and Synthesis of Digital Systems using Verilog and VHDL Fall 2017 Final Exam (6.00 to 8.30pm) Verilog SOLUTIONS Note: Closed book no notes or other material allowed apart from the one
Verilog introduction. Embedded and Ambient Systems Lab
Verilog introduction Embedded and Ambient Systems Lab Purpose of HDL languages Modeling hardware behavior Large part of these languages can only be used for simulation, not for hardware generation (synthesis)
Lecture 3. Behavioral Modeling Sequential Circuits. Registers Counters Finite State Machines
Lecture 3 Behavioral Modeling Sequential Circuits Registers Counters Finite State Machines Behavioral Modeling Behavioral Modeling Behavioral descriptions use the keyword always, followed by optional event
Why Should I Learn This Language? VLSI HDL. Verilog-2
Verilog Why Should I Learn This Language? VLSI HDL Verilog-2 Different Levels of Abstraction Algorithmic the function of the system RTL the data flow the control signals the storage element and clock Gate
EECS 270 Verilog Reference: Sequential Logic
1 Introduction EECS 270 Verilog Reference: Sequential Logic In the first few EECS 270 labs, your designs were based solely on combinational logic, which is logic that deps only on its current inputs. However,
L5: Simple Sequential Circuits and Verilog
L5: Simple Sequential Circuits and Verilog Acknowledgements: Nathan Ickes and Rex Min L5: 6. Spring 27 Introductory igital Systems Laboratory Key Points from L4 (Sequential Blocks) Classification: Latch:
Quick Introduction to SystemVerilog: Sequental Logic
! Quick Introduction to SystemVerilog: Sequental Logic Lecture L3 8-545 Advanced Digital Design ECE Department Many elements Don Thomas, 24, used with permission with credit to G. Larson Today Quick synopsis
Lecture 4: Modeling in VHDL (Continued ) EE 3610 Digital Systems
EE 3610: Digital Systems 1 Lecture 4: Modeling in VHDL (Continued ) Sequential Statements Use Process process (sensitivity list) variable/constant declarations Sequential Statements end process; 2 Sequential
Digital Design with SystemVerilog
Digital Design with SystemVerilog Prof. Stephen A. Edwards Columbia University Spring 25 Synchronous Digital Design Combinational Logic Sequential Logic Summary of Modeling Styles Testbenches Why HDLs?
L5: Simple Sequential Circuits and Verilog
L5: Simple Sequential Circuits and Verilog Acknowledgements: Nathan Ickes and Rex Min Key Points from L4 (Sequential Blocks) Classification: Latch: level sensitive (positive latch passes input to output
Registers and finite state machines
Registers and finite state machines DAPA E.T.S.I. Informática Universidad de Sevilla /22 Jorge Juan 2, 2, 22 You are free to copy, distribute and communicate this work publicly and
Federal Urdu University of Arts, Science and Technology, Islamabad VLSI SYSTEM DESIGN. Prepared By: Engr. Yousaf Hameed.
VLSI SYSTEM DESIGN Prepared By: Engr. Yousaf Hameed Lab Engineer BASIC ELECTRICAL & DIGITAL SYSTEMS LAB DEPARTMENT OF ELECTRICAL ENGINEERING VLSI System Design 1 LAB 01 Schematic Introduction to DSCH and
C A R L E T O N U N I V E R S I T Y. FINAL EXAMINATION April Duration: 3 Hours No. of Students: 108
C A R L E T O N U N I V E R S I T Y FINAL EXAMINATION April 2011 Duration: 3 Hours No. of Students: 108 Department Name & Course Number: ELEC 3500 Digital Electronics Course Instructor(s): Ralph Mason
Post-Synthesis Simulation. VITAL Models, SDF Files, Timing Simulation
Post-Synthesis Simulation VITAL Models, SDF Files, Timing Simulation Post-synthesis simulation Purpose: Verify correctness of synthesized circuit Verify synthesis tool delay/timing estimates Synthesis
Digital Design (VIMIAA01) Introduction to the Verilog HDL
BUDAPEST UNIVERSITY OF TECHNOLOGY AND ECONOMICS FACULTY OF ELECTRICAL ENGINEERING AND INFORMATICS DEPARTMENT OF MEASUREMENT AND INFORMATION SYSTEMS Digital Design (VIMIAA01) Introduction to the Verilog
ECE 551: Digital System *
ECE 551: Digital System * Design & Synthesis Lecture Set 5 5.1: Verilog Behavioral Model for Finite State Machines (FSMs) 5.2: Verilog Simulation I/O and 2001 Standard (In Separate File) 3/4/2003 1 Explicit
Lecture 32: SystemVerilog
Lecture 32: SystemVerilog Outline SystemVerilog module adder(input logic [31:0] a, input logic [31:0] b, output logic [31:0] y); assign y = a + b; Note that the inputs and outputs are 32-bit busses. 17:
Writing Circuit Descriptions 8
8 Writing Circuit Descriptions 8 You can write many logically equivalent descriptions in Verilog to describe a circuit design. However, some descriptions are more efficient than others in terms of the
Problem Set 2 Solutions
Problem Set 2 Solutions ECE 551: Digital System Design and Synthesis Fall 2001 1. A tabular description and a known good behavioral specification is given for a priority encoder. x indicates don t care
Logic Circuits II ECE 2411 Thursday 4:45pm-7:20pm. Lecture 3
Logic Circuits II ECE 2411 Thursday 4:45pm-7:20pm Lecture 3 Lecture 3 Topics Covered: Chapter 4 Discuss Sequential logic Verilog Coding Introduce Sequential coding Further review of Combinational Verilog
Digital Design Using Verilog EE Final Examination
Name Digital Design Using Verilog EE 4702-1 Final Examination 8 May 2000, 7:30 9:30 CDT Alias Problem 1 Problem 2 Problem 3 Problem 4 Problem 5 Exam Total (100 pts) Good Luck! Problem 1: The modules below
Verilog Fundamentals. Shubham Singh. Junior Undergrad. Electrical Engineering
Verilog Fundamentals Shubham Singh Junior Undergrad. Electrical Engineering VERILOG FUNDAMENTALS HDLs HISTORY HOW FPGA & VERILOG ARE RELATED CODING IN VERILOG HDLs HISTORY HDL HARDWARE DESCRIPTION LANGUAGE
VLSI Design 13. Introduction to Verilog
Last module: Sequential circuit design Design styles This module Synthesis Brief introduction to Verilog Synthesis in the Design Flow Designer Tasks Tools Architect Logic Designer Circuit Designer Define
Lab 7 (Sections 300, 301 and 302) Prelab: Introduction to Verilog
Lab 7 (Sections 300, 301 and 302) Prelab: Introduction to Verilog Name: Sign the following statement: On my honor, as an Aggie, I have neither given nor received unauthorized aid on this academic work
The Verilog Language COMS W Prof. Stephen A. Edwards Fall 2002 Columbia University Department of Computer Science
The Verilog Language COMS W4995-02 Prof. Stephen A. Edwards Fall 2002 Columbia University Department of Computer Science The Verilog Language Originally a modeling language for a very efficient event-driven
Behavioral Modeling and Timing Constraints
Lab Workbook Introduction Behavioral modeling was introduced in Lab 1 as one of three widely used modeling styles. Additional capabilities with respect to testbenches were further introduced in Lab 4.
Synthesizable Verilog
Synthesizable Verilog Courtesy of Dr. Edwards@Columbia, and Dr. Franzon@NCSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Design Methodology Structure and Function (Behavior) of a Design HDL
Verilog for Synthesis Ing. Pullini Antonio
Verilog for Synthesis Ing. Pullini Antonio antonio.pullini@epfl.ch Outline Introduction to Verilog HDL Describing combinational logic Inference of basic combinational blocks Describing sequential circuits
CSE 591: Advanced Hardware Design and Verification (2012 Spring) LAB #0
Lab 0: Tutorial on Xilinx Project Navigator & ALDEC s Active-HDL Simulator CSE 591: Advanced Hardware Design and Verification Assigned: 01/05/2011 Due: 01/19/2011 Table of Contents 1 Overview... 2 1.1
Recommended Design Techniques for ECE241 Project Franjo Plavec Department of Electrical and Computer Engineering University of Toronto
Recommed Design Techniques for ECE241 Project Franjo Plavec Department of Electrical and Computer Engineering University of Toronto DISCLAIMER: The information contained in this document does NOT contain
EECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis
EECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis Jan 31, 2012 John Wawrzynek Spring 2012 EECS150 - Lec05-verilog_synth Page 1 Outline Quick review of essentials of state elements Finite State
EE178 Lecture Verilog FSM Examples. Eric Crabill SJSU / Xilinx Fall 2007
EE178 Lecture Verilog FSM Examples Eric Crabill SJSU / Xilinx Fall 2007 In Real-time Object-oriented Modeling, Bran Selic and Garth Gullekson view a state machine as: A set of input events A set of output
Introduction to Verilog HDL. Verilog 1
Introduction to HDL Hardware Description Language (HDL) High-Level Programming Language Special constructs to model microelectronic circuits Describe the operation of a circuit at various levels of abstraction
Behavioral Modeling and Timing Constraints
Introduction Behavioral modeling was introduced in Lab 1 as one of three widely used modeling styles. Additional capabilities with respect to testbenches were further introduced in Lab 4. However, there
Digital Integrated Circuits
Digital Integrated Circuits Lecture 5 Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University MULTIPLE initial/always In C (single-threaded), a single statement is being executed at
5.14 Algorithmic State Machine (ASM) Charts
5.4 Algorithmic State Machine (ASM) Charts An ASM chart is an alternative method for describing a state machine More directly shows the sequential steps of a state machine. Easier to understand input priority
MCMASTER UNIVERSITY EMBEDDED SYSTEMS
MCMASTER UNIVERSITY EMBEDDED SYSTEMS Computer Engineering 4DS4 Lecture Revision of Digital Systems Amin Vali January 26 Course material belongs to DrNNicolici Field programmable gate arrays (FPGAs) x x
FPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1
FPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1 Anurag Dwivedi Digital Design : Bottom Up Approach Basic Block - Gates Digital Design : Bottom Up Approach Gates -> Flip Flops Digital
AN INTRODUCTION TO VERILOG HDL
AN INTRODUCTION TO VERILOG HDL Departamento de Tecnología Electrónica Universidad de Sevilla Rev.7 (feb 2013) Index Introducction Part I: combinational circuits Part II: sequential circuits 2 Introducción
Techniques for Digital Systems Lab. Verilog HDL. Tajana Simunic Rosing. Source: Eric Crabill, Xilinx
CSE140L: Components and Design Techniques for Digital Systems Lab Verilog HDL Tajana Simunic Rosing Source: Eric Crabill, Xilinx 1 More complex behavioral model module life (n0, n1, n2, n3, n4, n5, n6,
VHDL: RTL Synthesis Basics. 1 of 59
VHDL: RTL Synthesis Basics 1 of 59 Goals To learn the basics of RTL synthesis. To be able to synthesize a digital system, given its VHDL model. To be able to relate VHDL code to its synthesized output.
Microcomputers. Outline. Number Systems and Digital Logic Review
Microcomputers Number Systems and Digital Logic Review Lecture 1-1 Outline Number systems and formats Common number systems Base Conversion Integer representation Signed integer representation Binary coded
Modeling Synchronous Logic Circuits. Debdeep Mukhopadhyay IIT Madras
Modeling Synchronous Logic Circuits Debdeep Mukhopadhyay IIT Madras Basic Sequential Circuits A combinational circuit produces output solely depending on the current input. But a sequential circuit remembers
Lab 7 (All Sections) Prelab: Introduction to Verilog
Lab 7 (All Sections) Prelab: Introduction to Verilog Name: Sign the following statement: On my honor, as an Aggie, I have neither given nor received unauthorized aid on this academic work 1 Objective The
Testbenches for Sequential Circuits... also, Components
! Testbenches for Sequential Circuits... also, Components Lecture L04 18-545 Advanced Digital Design ECE Department Many elements Don Thomas, 2014, used with permission with credit to G. Larson State Transition
ECE 4514 Digital Design II. Spring Lecture 2: Hierarchical Design
ECE 4514 Digital Design II Spring 2007 Abstraction in Hardware Design Remember from last lecture that HDLs offer a textual description of a netlist. Through abstraction in the HDL, we can capture more
Chapter 4 :: Topics. Introduction. SystemVerilog. Hardware description language (HDL): allows designer to specify logic function only.
Chapter 4 :: Hardware Description Languages Digital Design and Computer Architecture David Money Harris and Sarah L. Harris Chapter 4 :: Topics Introduction Combinational Logic Structural Modeling Sequential
Verilog For Synthesis
Coding with always @(...) Coding with always @(...) always This is separate from the @(...) command. In C procedures are executed when called. In Verilog procedures are executed continuously by default.
CS6710 Tool Suite. Verilog is the Key Tool
CS6710 Tool Suite Verilog-XL Behavioral Verilog Your Library Cadence SOC Encounter Synopsys Synthesis Structural Verilog Circuit Layout CSI Verilog-XL AutoRouter Cadence Virtuoso Layout LVS Layout-XL Cadence
Control and Datapath 8
Control and Datapath 8 Engineering attempts to develop design methods that break a problem up into separate steps to simplify the design and increase the likelihood of a correct solution. Digital system
- 1 of 18 - The Verilog Hardware Description Language - A Behavioural View Overview. The Behavioural Model
The Verilog Hardware Description Language - A Behavioural View Overview In this lesson we will Introduce and explore the Verilog behavioural level model. Introduce the behavioural operators. Study the
UNIVERSITY OF TORONTO FACULTY OF APPLIED SCIENCE AN:p ENGINEERING. ECE241F - Digital Syst~ms Final Examination
~.. UNIVERSITY OF TORONTO FACULTY OF APPLIED SCIENCE AN:p ENGINEERING ECE241F - Digital Syst~ms Final Examination December 19, 2017, 2:00pm-4:30pm Duration: 2.5 hours Examiners: P. Anderson, P. Chow and
Sequential Logic Design
Sequential Logic Design Design of Digital Circuits 2017 Srdjan Capkun Onur Mutlu (Guest starring: Frank K. Gürkaynak and Aanjhan Ranganathan) http://www.syssec.ethz.ch/education/digitaltechnik_17 Adapted
A Brief Introduction to Verilog Hardware Definition Language (HDL)
www.realdigital.org A Brief Introduction to Verilog Hardware Definition Language (HDL) Forward Verilog is a Hardware Description language (HDL) that is used to define the structure and/or behavior of digital
University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering
University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering Final Eamination ECE 4F - Digital Systems Eaminers: S. Brown, J.
Sequential Logic - Module 5
Sequential Logic Module 5 Jim Duckworth, WPI 1 Latches and Flip-Flops Implemented by using signals in IF statements that are not completely specified Necessary latches or registers are inferred by the
Lecture 12 VHDL Synthesis
CPE 487: Digital System Design Spring 2018 Lecture 12 VHDL Synthesis Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology Hoboken, NJ 07030 1 What is Synthesis?
EE 254 Verilog Tutorial
Verilog Tutorial Dr. D. K. Blandford Department of Electrical Engineering and Computer Science February 23, 2006 Copyright 2004 Verilog Tutorial 1.0 Syntax comments, punctuation, variable names, signal
Note: Closed book no notes or other material allowed, no calculators or other electronic devices.
ECE 574: Modeling and Synthesis of Digital Systems using Verilog and VHDL Fall 2017 Exam Review Note: Closed book no notes or other material allowed, no calculators or other electronic devices. One page
Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 11. Introduction to Verilog II Sequential Circuits
Name: Instructor: Engr. Date Performed: Marks Obtained: /10 Group Members (ID):. Checked By: Date: Experiment # 11 Introduction to Verilog II Sequential Circuits OBJECTIVES: To understand the concepts
PAGE NO: EXP NO: 1A SIMULATION OF HALF ADDER AND FULL ADDER. DATE: AIM: To design, simulate and synthesize the Half adder and Full adder. TOOLS REQUIRED: SOFTWARE: XILINX ISE 9.1i ALGORITHM: 1. Start the
14. Introducton to Verilog
14. Introducton to Verilog 1 14. Introducton to Verilog Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 23, 2017 ECE Department,
DESCRIPTION OF DIGITAL CIRCUITS USING VHDL
DESCRIPTION OF DIGITAL CIRCUITS USING VHDL Combinatinal circuits Sequential circuits Design organization. Generic design Iterative operations Authors: Luis Entrena Arrontes, Celia López, Mario García,
Digital Circuit Design and Language. Datapath Design. Chang, Ik Joon Kyunghee University
Digital Circuit Design and Language Datapath Design Chang, Ik Joon Kyunghee University Typical Synchronous Design + Control Section : Finite State Machine + Data Section: Adder, Multiplier, Shift Register
Problem Set 3 Solutions
Problem Set 3 Solutions ECE 551: Digital System Design and Synthesis Fall 2001 Final Version 1) For each of the following always behaviors: a) Does the given always behavior need a default statement as
Xilinx ASMBL Architecture
FPGA Structure Xilinx ASMBL Architecture Design Flow Synthesis: HDL to FPGA primitives Translate: FPGA Primitives to FPGA Slice components Map: Packing of Slice components into Slices, placement of Slices
Verilog for High Performance
Verilog for High Performance Course Description This course provides all necessary theoretical and practical know-how to write synthesizable HDL code through Verilog standard language. The course goes
Sequential Logic. Reminder: Lab #2 due Thursday Fall 2016 Lecture 4
Sequential Logic Digital state: the D-Register Timing constraints for D-Registers Specifying registers in Verilog Blocking and nonblocking assignments Examples Reminder: Lab #2 due Thursday 1 Use Explicit
EE 231 Fall EE 231 Homework 8 Due October 20, 2010
EE 231 Homework 8 Due October 20, 20 1. Consider the circuit below. It has three inputs (x and clock), and one output (z). At reset, the circuit starts with the outputs of all flip-flops at 0. x z J Q
Digital Design with FPGAs. By Neeraj Kulkarni
Digital Design with FPGAs By Neeraj Kulkarni Some Basic Electronics Basic Elements: Gates: And, Or, Nor, Nand, Xor.. Memory elements: Flip Flops, Registers.. Techniques to design a circuit using basic
ECE 4514 Digital Design II. Spring Lecture 13: Logic Synthesis
ECE 4514 Digital Design II A Tools/Methods Lecture Second half of Digital Design II 9 10-Mar-08 L13 (T) Logic Synthesis PJ2 13-Mar-08 L14 (D) FPGA Technology 10 18-Mar-08 No Class (Instructor on Conference)
CS6710 Tool Suite. Verilog is the Key Tool. Verilog as HDL (AHT) Verilog has a Split Personality. Quick Review. Synthesis
CS6710 Tool Suite Verilog is the Key Tool Verilog-XL Behavioral Verilog Your Library AutoRouter Cadence SOC Encounter Cadence Virtuoso Layout Synopsys Synthesis Circuit Layout CSI LVS Layout-XL Structural
ECEN : Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University. Homework #1 Solutions
ECEN 449 749: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University Homework #1 Solutions Upload your homework solution to ecampus as a single pdf file. Your
Veriolog Overview. CS/EE 3710 Fall 2010
Veriolog Overview CS/EE 3710 Fall 2010 Hardware Description Languages HDL Designed to be an alternative to schematics for describing hardware systems Two main survivors VHDL Commissioned by DOD Based on
Introduction. Why Use HDL? Simulation output. Explanation
Introduction Verilog HDL is a Hardware Description Language (HDL) HDL is a language used to describe a digital system, for example, a computer or a component of a computer. Most popular HDLs are VHDL and
EPC6055 Digital Integrated Circuits EXAM 1 Fall Semester 2013
EPC6055 Digital Integrated Circuits EXAM 1 Fall Semester 2013 Print Here Student ID Signature This is a closed book exam. The exam is to be completed in one-hundred ten (110) minutes. Don t use scratch
Amrita Vishwa Vidyapeetham. EC429 VLSI System Design Answer Key
Time: Two Hours Amrita Vishwa Vidyapeetham B.Tech Second Assessment March 2013 Eighth Semester Electrical and Electronics Engineering EC429 VLSI System Design Answer Key Answer all Questions Roll No: Maximum:
ECE 551 Digital System Design and Synthesis. Instructor: Kewal K. Saluja. Midterm Exam
Last (family) name: First (given) name: Student I.D. #: Department of Electrical and Computer Engineering University of Wisconsin - Madison ECE 551 Digital System Design and Synthesis Instructor: Kewal
Verilog Lecture Gandhi Puvvada, USC always statements, Coding a Flip-Flop. blocking and non-blocking assignments. Copyright 2008 Gandhi Puvvada 1
EE201L and EE560 Verilog Lecture by Gandhi Puvvada, USC always statements, t t Coding a Flip-Flop Counters, Basics of Data Path, blocking and non-blocking assignments Copyright 2008 Gandhi Puvvada 1 always
Introduction to HDL Synthesis. Prof. Chien-Nan Liu TEL: ext: Synthesis overview RTL synthesis
Introduction to HDL Synthesis Prof. Chien-Nan Liu TEL: 03-42275 ext:34534 Email: jimmy@ee.ncu.edu.tw 7- Outline Synthesis overview RTL synthesis Combinational circuit generation Special element inferences
Chapter 4. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 4 <1>
Chapter 4 Digital Design and Computer Architecture, 2 nd Edition David Money Harris and Sarah L. Harris Chapter 4 Chapter 4 :: Topics Introduction Combinational Logic Structural Modeling Sequential
Verilog Behavioral Modeling
Verilog Behavioral Modeling Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Spring, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Source:
HDLs and SystemVerilog. Digital Computer Design
HDLs and SystemVerilog Digital Computer Design Logic Arrays Gates can be organized into regular arrays. If the connections are made programmable, these logic arrays can be configured to perform any function
Workshop on Digital Circuit Design in FPGA
Organized by: Dept. of EEE Workshop on Digital Circuit Design in FPGA Presented By Mohammed Abdul Kader Assistant Professor, Dept. of EEE, IIUC Email:kader05cuet@gmail.com Website: kader05cuet.wordpress.com
CHAPTER 2 INTRODUCTION TO VERILOG 2.1 COMPUTER-AIDED DESIGN. Copyrighted material; Do not copy or circulate. Page 46
CHAPTER 2 INTRODUCTION TO VERILOG As integrated circuit technology has improved to allow more and more components on a chip, digital systems have continued to grow in complexity. While putting a few transistors
CSCB58 - Lab 3. Prelab /3 Part I (in-lab) /2 Part II (in-lab) /2 TOTAL /8
CSCB58 - Lab 3 Latches, Flip-flops, and Registers Learning Objectives The purpose of this exercise is to investigate the fundamental synchronous logic elements: latches, flip-flops, and registers. Prelab