4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE. Rev. No. History Issue Date Remark
|
|
- Deborah Fleming
- 5 years ago
- Views:
Transcription
1 4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE Document Title 4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE Revision History Rev. No. History Issue Date Remark 0.0 Initial issue July 23, Remove 24/26-pin TSOP type II package March 26, 2009 Final (March, 2009, Version 1.0) AMIC Technology, Corp.
2 4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE Features Organization: 4,194,304 words X 4 bits Part Identification - A (2K Ref.) Single 5.0V power supply/built-in VBB generator Low power consumption - Operating: 120mA (-50 max) - Standby: 1.0mA (TTL), 0.5mA (CMOS), 0.5mA (Self-refresh current) High speed - 50/60 ns access time - 22/27 ns column address access time - 13/15 ns access time - 20/24 ns EDO Page Mode Cycle Time Fast Page Mode with Extended Data Out 2K Refresh Cycle in 32ms Read-modify-write, -only, -before-, Hidden refresh capability TTL-compatible, three-state I/O JEDEC standard packages - 300mil, 24/26-pin SOJ General Description The A is a new generation randomly accessed memory for graphics, organized in a 4,194,304-word by 4- bit configuration. This product can execute Write and Read operation via pin. The A offers an accelerated Fast Page Mode cycle with a feature called Extended Data Out (EDO). This allow random access of up to 2048(2K Ref.) words within a row at a 50/42 MHz EDO cycle, making the A ideally suited for graphics, digital signal processing and high performance computing systems. Pin Configuration Pin Descriptions SOJ Symbol Description VCC I/O0 I/O1 NC A10 A0 A1 A A422604S VSS I/O3 I/O2 A9 A8 A7 A6 A5 A0 - A10 I/O0 - I/O3 VCC VSS NC Address Inputs (2K product) Data Input/Output Row Address Strobe Column Address Strobe Write Enable Output Enable 5.0V Power Supply Ground No Connection A A4 VCC VSS (March, 2009, Version 1.0) 1 AMIC Technology, Corp.
3 Selection Guide Symbol Description Unit trac Maximum Access Time ns taa Maximum Column Address Access Time ns tcac Maximum Access Time ns ta Maximum Output Enable ( ) Access Time ns trc Minimum Read or Write Cycle Time ns tpc Minimum EDO Cycle Time ns Functional Description The A reads and writes data by multiplexing an 22-bit address into a 11-bit(2K) row and column address. and are used to strobe the row address and the column address, respectively. A Read cycle is performed by holding the signal high during / operation. A Write cycle is executed by holding the signal low during / operation; the input data is latched by the falling edge of or, whichever occurs later. The data inputs and outputs are routed through 4 common I/O pins, with,, and controlling the in direction. EDO Page Mode operation all 2048(2K) columns within a selected row to be randomly accessed at a high data rate. A EDO Page Mode cycle is initiated with a row address latched by followed by a column address latched by. While holding low, can be toggled to strobe changing column addresses, thus achieving shorter cycle times. The A offers an accelerated Fast Page Mode cycle through a feature called Extended Data Out, which keeps the output drivers on during the precharge time (tcp). Since data can be output after goes high, the user is not required to wait for valid data to appear before starting the next access cycle. Data-out will remain valid as long as and are low, and is high; this is the only characteristic which differentiates Extended Data Out operation from a standard Read or Fast Page Read. A memory cycle is terminated by returning both and high. Memory cell data will retain its correct state by maintaining power and accessing all 2048(2K) combinations of the 11-bit(2K) row addresses, regardless of sequence, at least once every 32ms through any cycle (Read, Write) or Refresh cycle ( -only, CBR, or Hidden). The CBR Refresh cycle automatically controls the row addresses by invoking the refresh counter and controller. Power-On The initial application of the VCC supply requires a 200 µs wait followed by a minimum of any eight initialization cycles containing a clock. During Power-On, the VCC current is dependent on the input levels of and. It is recommended that and track with VCC or be held at a valid VIH during Power-On to avoid current surges. (March, 2009, Version 1.0) 2 AMIC Technology, Corp.
4 Block Diagram Control Clocks VBB Generator Vcc Vss Refresh Timer Row Decoder A0~A10 Refresh control Refresh Counter Row Address Buffer Memory Array 4,194,304 X 4 Cells Sense Amps & I/O Data in Buffer Data out Buffer I/O0 to I/O3 A0~A10 Col. Address Buffer Column Decoder Recommended Operating Conditions (Ta = 0 C to +70 C) Symbol Description Min. Typ. Max. Unit VCC Power Supply V VSS Input High Voltage V VIH Input High Voltage VCC V VIL Input Low Voltage V (March, 2009, Version 1.0) 3 AMIC Technology, Corp.
5 Truth Table Function Address I/Os Standby H H X X X High-Z Read: Word L L H L Row/Col. Data Out Read L L H L Row/Col. Data Out Write: Word (Early) L L L X Row/Col. Data In Write (Early) L L L X Row/Col. Data In Read-Write L L H L L H Row/Col. Data Out Data In EDO-Page-Mode Read: Hi-Z -First cycle -Subsequent Cycles L L H L H L H H H L H L Row/Col. Col. Data Out Data Out EDO-Page-Mode Write(Early) -First cycle -Subsequent Cycles L L H L H L L L X X Row/Col. Col. Data In Data In EDO-Page-Mode Read-Write -First cycle -Subsequent Cycles L L H L H L H L H L L H L H Row/Col. Col. Data Out Data In Data Out Data In Hidden Refresh Read L H L L H L Row/Col. Data Out Hidden Refresh Write L H L L L X Row/Col. Data In High-Z -Only Refresh L H X X Row High-Z CBR Refresh H L L X X X High-Z Self Refresh H L L H X X High-Z (March, 2009, Version 1.0) 4 AMIC Technology, Corp.
6 Absolute Maximum Ratings* Input Voltage (Vin) V to 7.0V Output Voltage (Vout) V to 7.0V Power Supply Voltage (VCC) V to 7.0V Operating Temperature (TOPR) C to +70 C Storage Temperature (TSTG) C to +150 C Soldering Temperature X Time (TSOLDER) C X 10sec Power Dissipation (PD) W Short Circuit Output Current (Iout) mA Latch-up Current mA *Comments Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of these specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability. DC Electrical Characteristics (VCC = 5.0V ± 10%, VSS = 0V, Ta = 0 C to +70 C) Symbol Parameter Min. Max. Min. Max. Unit Test Conditions Notes IIL Input Leakage Current μa 0V Vin Vin + 0.2V Pins not under Test = 0V IOL Output Leakage Current μa DOUT disabled, 0V Vout + VCC ICC1 Operating Power Supply Current ma,u,l Address cycling; trc = min. 1, 2 ICC2 TTL Standby Power Supply Current ma =U =L =VIH ICC3 Average Power Supply Current, Refresh Mode ma cycling, U =L = VIH, trc = min. 1 ICC4 EDO Page Mode Average Power Supply Current ma = VIL, U,L Address cycling; tpc = min. 1, 2 ICC5 -before- Refresh Power Supply Current ma, U, L cycling; trc = min. 1 ICC6 CMOS Standby Power Supply Current ma =U =L = VCC - 0.2V ICC7 Self Refresh Mode Current ma = VSS+0.2V All other input high levels are VCC-0.2V or input low levels are VSS +0.2V VOH V IOUT = -5.0mA Output Voltage VOL V IOUT = 4.2mA (March, 2009, Version 1.0) 5 AMIC Technology, Corp.
7 AC Characteristics (VCC = 5.0V ±10%, VSS = 0V, Ta = 0 C to +70 C) Test Conditions: Input timing reference level: VIH/VIL=2.4V/0.8V Output reference level: VOH/VOL=2.0V/0.8V Output Load: 2TTL gate + CL (50pF) Assumed tt=2ns # Std Symbol Parameter Min. Max. Min. Max. Unit Notes tt Transition Time (Rise and Fall) ns 4, 5 1 trc Random Read or Write Cycle Time ns 2 trp Precharge Time ns 3 t Pulse Width 50 10K 60 10K ns 4 t Pulse Width 8 10K 10 10K ns 5 trcd to Delay Time ns 6 6 trad to Column Address Delay Time ns 7 7 trsh to Hold Time ns 8 tcsh Hold Time ns 9 tcrp to Precharge Time ns 10 tasr Row Address Setup Time ns 11 trah Row Address Hold Time ns 12 tclz to Output in Low Z ns 8 13 trac Access Time from ns 6,7 14 tcac Access Time from ns 6, taa Access Time from Column Address ns 7, ta Access Time from ns 17 tar Column Address Hold Time from ns 18 trcs Read Command Setup Time ns 19 trch Read Command Hold Time ns 9 20 trrh Read Command Hold Time Reference to ns 9 (March, 2009, Version 1.0) 6 AMIC Technology, Corp.
8 AC Characteristics (continued) (VCC = 5.0V ±10%, VSS = 0V, Ta = 0 C to +70 C) Test Conditions: Input timing reference level: VIH/VIL=2.4V/0.8V Output reference level: VOH/VOL=2.0V/0.8V Output Load: 2TTL gate + CL (50pF) Assumed tt=2ns # Std Symbol Parameter Min. Max. Min. Max. Unit Notes 21 tral Column Address to Lead Time ns 22 tcoh Output Hold After Low ns 23 toff Output Buffer Turn-Off Delay Time ns 8, tasc Column Address Setup Time ns 25 tcah Column Address Hold Time ns 26 ts Low to High Set Up ns 27 twcs Write Command Setup Time ns twch Write Command Hold Time ns twcr Write Command Hold Time to ns 30 twp Write Command Pulse Width ns 31 trwl Write Command to Lead Time ns 32 tcwl Write Command to Lead Time ns 33 tds Data-in setup Time ns 34 tdh Data-in Hold Time ns 35 tdhr Data-in Hold Time to ns 36 trwc Read-Modify-Write Cycle Time ns 37 trwd to Delay Time (Read-Modify-Write) ns tcwd to Delay Time (Read-Modify-Write) ns tawd Column Address to Delay Time (Read-Modify-Write) ns th Hold Time from ns (March, 2009, Version 1.0) 7 AMIC Technology, Corp.
9 AC Characteristics (continued) (VCC = 5.0V ± 10%, VSS = 0V, Ta = 0 C to +70 C) Test Conditions: Input timing reference level: VIH/VIL=2.4V/0.8V Output reference level: VOH/VOL=2.0V/0.8V Output Load: 2TTL gate + CL (50pF) Assumed tt=2ns # Std Symbol Parameter Min. Max. Min. Max. Unit Notes 41 tp High Pulse Width ns 42 tpc Read or Write Cycle Time (EDO Page) ns tcpa Access Time from Precharge (EDO Page) ns tcp Precharge Time (EDO Page) ns 45 tpcm EDO Page Mode RMW Cycle Time ns 46 tcrw EDO Page Mode Pulse Width (RMW) ns 47 tp Pulse Width (EDO Page) K K ns 48 tcsr Setup Time ( -before- ) ns 3 49 tchr Hold Time ( -before- ) ns 3 50 trpc to Precharge Time ( -before- ) ns 51 tz Output Buffer Turn-off Delay from ns 8 52 ts pulse width ( C -B-R self-refresh) μs 53 trps precharge time (C -B-R self-refresh) ns 54 tchs hold time ( C -B-R self-refresh) ns (March, 2009, Version 1.0) 8 AMIC Technology, Corp.
10 Notes: 1. ICC1, ICC3, ICC4, and ICC5 depend on cycle rate. 2. ICC1 and ICC4 depend on output loading. Specified values are obtained with the outputs open. 3. An initial pause of 200μs is required after power-up followed by any 8 cycles before proper device operation is achieved. In the case of an internal refresh counter, a minimum of 8 -before- initialization cycles instead of 8 cycles are required. 8 initialization cycles are required after extended periods of bias without. 4. AC Characteristics assume tt = 2ns. All AC parameters are measured with a load equivalent to two TTL load and 50pF, VIL (min.) GND and VIH (max.) VCC. 5. VIH (min.) and VIL (max.) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL. 6. Operation within the trcd (max.) limit insures that trac (max.) can be met. trcd (max.) is specified as a reference point only. If trcd is greater than the specified trcd (max.) limit, then access time is controlled exclusively by tcac. 7. Operation within the trad (max.) limit insures that trac (max.) can be met. trad (max.) is specified as a reference point only. If trad is greater than the specified trad (max.) limit, then access time is controlled exclusively by taa. 8. Assumes three state test load (5pF and a 500Ω Thevenin equivalent). 9. Either trch or trrh must be satisfied for a read cycle. 10. toff (max.) defines the time at which the output achieves the open circuit condition; it is not referenced to output voltage levels. 11. twcs, twch, trwd, tcwd and tawd are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs twcs (min.) and twch twch (min.), the cycle is an early write cycle and data-out pins will remain open circuit, high impedance, throughout the entire cycle. If trwd trwd (min.), tcwd tcwd (min.) and tawd tawd (min.), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is indeterminate. 12. Access time is determined by the longer of taa or tcac or tcpa. 13. tasc tcp to achieve tpc (min.) and tcpa (max.) values. (March, 2009, Version 1.0) 9 AMIC Technology, Corp.
11 Word Read Cycle trc(1) t(3) tcsh(8) trcd(5) trsh(7) t(4) trad(6) tral(21) tasr(10) trah(11) Address Row Address Column Address tar(17) trcs(18) trch(19) trrh(20) ta(16) tcac(14) taa(15) toff(23) trac(13) tz(51) I/O0 ~ I/O3 High-Z Valid Data-out tclz(12) (March, 2009, Version 1.0) 10 AMIC Technology, Corp.
12 Word Write Cycle (Early Write) trc(1) t(3) tcsh(8) trcd(5) trsh(7) t(4) tar(17) trad(6) tral(21) tasr(10) trah(11) Address Row Address Column Address twcr(29) tcwl(32) trwl(31) twp(30) twcs(27) twch(28) tdhr(35) I/O0 ~ I/O3 tds(33) tdh(34) Valid Data-in (March, 2009, Version 1.0) 11 AMIC Technology, Corp.
13 Word Write Cycle (Late Write) trc(1) t(3) tcsh(8) trcd(5) trsh(7) t(4) tar(17) trad(6) tral(21) tasr(10) trah(11) Address Row Address Column Address tcwl(32) trwl(31) twcr(29) twp(30) th(40) tdhr(35) tds(33) tdh(34) I/O0 ~ I/O3 High-Z Vaild Data-in (March, 2009, Version 1.0) 12 AMIC Technology, Corp.
14 Word Read-Modify-Write Cycle trwc(36) t(3) tcsh(8) trcd(5) trsh(7) tar(17) trad(6) tasr(10) trah(11) Address Row Address Column Address tawd(39) trcs(18) trwd(37) tcwd38) tcwl(32) trwl(31) twp(30) ta(16) tz(51) tcac(14) th(40) taa(15) tds(33) tdh(34) trac(13) I/O0 ~ I/O3 High-Z tclz(12) Data-out Data-in (March, 2009, Version 1.0) 13 AMIC Technology, Corp.
15 EDO Page Mode Word Read Cycle tp(47) trcd(5) tcsh(8) t(4) tcp(44) t(4) tpc(42) trsh(7) t(4) tasr(10) trah(11) trad(6) tar(16) tcsh(8) tral(21) Address Row Column Column Column trcs(18) trcs(18) trch(19) trcs(18) trch(25) taa(15) tcpa(43) taa(15) trrh(20) ta(16) ta(16) ts(26) trac(13) tcac(14) tp(41) toff(23) tcac(14) tclz(12) tcoh(22) tcac(14) tz(51) tz(51) I/O0 ~ I/O3 Data-out Data-out Data-out tclz(12) (March, 2009, Version 1.0) 14 AMIC Technology, Corp.
16 EDO Page Mode Early Word Write Cycle tp(47) tcsh(8) tpc(42) trsh(7) trcd(5) t(4) tcp(44) t(4) tcp(44) t(4) tral(21) trad(6) tasr(10) trah(11) Address Row Column Column Column tcwl(32) tcwl(32) tcwl(32) trwl(31) twcs(27) twcs(27) twcs(27) twch(28) twch(28) twch(28) twp(30) twp(30) twp(30) tdh(34) tdh(34) tdh(34) tds(33) tds(33) tds(33) I/O0 ~ I/O3 Data-in Data-in Data-in (March, 2009, Version 1.0) 15 AMIC Technology, Corp.
17 EDO Page Mode Word Read-Modify-Write Cycle tp(47) trcd(5) tcsh(8) tcrw(46) tcp(44) tcrw(46) tpcm(45) tcp(44) trsh(7) tcrw(46) trad(6) tral(21) tasr(10) trah(11) Address Row Column Column Column tcwl(32) tcwl(32) tcwl(32) trwd(37) trwl(31) trcs(18) tcwd(38) tcwd(38) tcwd(38) twp(30) twp(30) twp(30) tawd(39) tawd(39) tawd(39) ta(16) ta(16) ta(16) th(40) tcac(14) tcpa(43) tcpa(43) taa(15) taa(15) taa(15) tz(51) tz(51) tz(51) I/O0 ~ I/O3 High-Z trac(13) tds(33) tdh(34) tds(33) tclz(12) tclz(12) tclz(12) Data-out Data-in Data-in Data-out tdh(34) tds(33) Data-in Data-out tdh(34) (March, 2009, Version 1.0) 16 AMIC Technology, Corp.
18 Only Refresh Cycle trc(1) t(3) trpc(50) tasr(10) trah(11) Address Row Note:, = Don't care. Before Refresh Cycle trc(1) t(3) trpc(50) tchr(49) tpc(44) tcsr(48) I/O0 ~ I/O3 toff(23) High-Z Note:,, Address = Don't care. (March, 2009, Version 1.0) 17 AMIC Technology, Corp.
19 Hidden Refresh Cycle (Word Read) trc(1) trc(1) t(3) t(3) tar(17) trcd(5) trsh(7) tchr(49) U L trad(6) tral(21) tasr(10) trah(11) A0~A8 Row Column trcs(18) trrh(20) taa(15) ta(16) tz(51) tcac(14) toff(23) tclz(12) trac(13) I/O0 ~ I/O15 High-Z Valid Data-out (March, 2009, Version 1.0) 18 AMIC Technology, Corp.
20 Hidden Refresh Cycle (Early Word Write) trc(1) trc(1) t(3) t(3) tar(17) trcd(5) trsh(7) tchr(49) trad(6) tral(21) tasr(10) trah(11) Address Row Column twcs(27) twch(28) twp(30) tds(33) tdh(34) I/O0 ~ I/O3 Valid Data-in (March, 2009, Version 1.0) 19 AMIC Technology, Corp.
21 EDO Page Mode Read-Early-Write Cycle (Pseudo Read-Modify-Write) tp(47) tcsh(8) tpc(42) tpc(42) trsh(7) trcd(5) t(4) tcp(44) t(4) tcp(44) t(4) tcpr(9) tasr(10) trah(11) trad(6) tral(21) Address Row Column Column Column trch(19) trcs(18) twcs(27) twch(28) taa(15) trac(13) taa(15) tcap(43) tds(33) tdh(34) tcac(14) tcac(14) ta(16) tcoh(22) I/O0 ~ I/O3 Data-out Data-out Data-in (March, 2009, Version 1.0) 20 AMIC Technology, Corp.
22 Self Refresh Mode ts(52) trps(53) trpc(50) tcsr(48) tchs(54) U L tcp(44) tasr(10) A0 ~ A10 ROW COL toff(23) I/O0 ~ I/O3 High-Z Note:, = Don't care. Self Refresh Mode. a. Entering the Self Refresh Mode: The A Self Refresh Mode is entered by using before cycle and holding and signal "low" longer than 100μs. b. Continuing the Self Refresh Mode: The Self Refresh Mode is continued by holding "low" after entering the Self Refresh Mode. It does not depend on being "high" or "low" after entering the Self Refresh Mode continue the Self Refresh Mode. c. Exiting the Self Refresh Mode: The A exits the Self Refresh Mode when the signal is brought "high". (March, 2009, Version 1.0) 21 AMIC Technology, Corp.
23 Capacitance (Ta = Room Temperature, VCC = 5.0V ± 10%) Symbol Signals Parameter Max. Unit Test Conditions CIN1 A0 - A10 5 pf Vin = 0V CIN2,, Input Capacitance 7 pf Vin = 0V, CI/O I/O0 - I/O3 I/O Capacitance 10 pf Vin = Vout = 0V Ordering Codes Package Access Time 60ns Refresh Cycle Self-Refresh SOJ 24/26L (300mil) A422604S-60 2K Yes (March, 2009, Version 1.0) 22 AMIC Technology, Corp.
24 Package Information SOJ 24/26L (300mil) Outline Dimensions unit: inches/mm 24 D E1 E Pin 1 Identifier 12 A2 A C A1 A A - y - S b b2 e E2 θ Seating Plane y Symbol Dimensions in inches Dimensions in mm Min Nom Max Min Nom Max A A A b b C D E E E e S θ Notes: 1. The maximum value of dimension D includes end flash. 2. Dimension E1 does not include resin fins. 3. Dimension E2 is for PC Board surface mount pad pitch design reference only. 4. Dimension S includes end flash. (March, 2009, Version 1.0) 23 AMIC Technology, Corp.
4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE. Rev. No. History Issue Date Remark
4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE Document Title 4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE Revision History Rev. No. History Issue Date Remark 0.0 Initial issue June 13, 2001 Preliminary 0.1
More informationIndustrial Temperature Range: -40 o C to +85 o C Lead-free available KEY TIMING PARAMETERS. Max. CAS Access Time (tcac) ns
1M x 16 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE APRIL 2005 FEATURES TTL compatible inputs and outputs; tristate I/O Refresh Interval: 1,024 cycles/16 ms Refresh Mode: -Only, CAS-before- (CBR), and Hidden
More information1Mx16 16Mb DRAM WITH FAST PAGE MODE SEPTEMBER 2018
1Mx16 16Mb DRAM WITH FAST PAGE MODE SEPTEMBER 2018 FEATURES TTL compatible inputs and outputs; tristate I/O Refresh Interval: 1,024 cycles/16 ms Refresh Mode: -Only, CAS-before- (CBR), and Hidden JEDEC
More informationIS41C16257C IS41LV16257C
256Kx16 4Mb DRAM WITH FAST PAGE MODE JANUARY 2013 FEATURES TTL compatible inputs and outputs; tri-state I/O Refresh Interval: 512 cycles/8 ms Refresh Mode: -Only, CAS-before- (CBR), and Hidden JEDEC standard
More informationGND I/O15 I/O14 I/O13 I/O12 GND I/O11 I/O10 I/O9 I/O8 LCAS UCAS OE A9 A8 A7 A6 A5 A4 GND
1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE DECEMBER 2006 FEATURES TTL compatible inputs and outputs; tristate I/O Refresh Interval: Auto refresh Mode: 1,024 cycles /16 ms -Only, CAS-before- (CBR),
More informationIS41C16256C IS41LV16256C
256Kx16 4Mb DRAM WITH EDO PAGE MODE JANUARY 2013 FEATURES TTL compatible inputs and outputs; tri-state I/O Refresh Interval: 512 cycles/8 ms Refresh Mode : -Only, CAS-before- (CBR), and Hidden JEDEC standard
More informationIS41C16100C IS41LV16100C
1Mx16 16Mb DRAM WITH EDO PAGE MODE FEBRUARY 2012 FEATURES TTL compatible inputs and outputs; tristate I/O Refresh Interval: Auto refresh Mode: 1,024 cycles /16 ms -Only, CAS-before- (CBR), and Hidden Self
More informationMOS INTEGRATED CIRCUIT
DATA SHEET MOS INTEGRATED CIRCUIT µpd42s18165, 4218165 16 M-BIT DYNAMIC RAM 1 M-WORD BY 16-BIT, HYPER PAGE MODE, BYTE READ/WRITE MODE Description The µpd42s18165, 4218165 are 1,048,576 words by 16 bits
More informationAdvantage Memory Corporation reserves the right to change products and specifications without notice
A832-4X4-66T2 DRAM SIMM FPM 8MX32 DRAM SIMM using 4MX4, 2K Refresh, 5V GENERAL DESCRIPTION The Advantage A832-4X4-66T2 is a 8MX32 Dynamic RAM highdensity memory module. The Advantage A832-4X4-66T2 consists
More informationdescription V CC V SS DQ4 DQ3 DQ1 DQ4 CAS RAS OE A9 A11 A0 A1 A2 A3 A7 A6 A5 A4 DJ/DGA PACKAGES ( TOP VIEW )
This data sheet is applicable to all TMS41x409As and TMS42x409As symbolized by Revision B, Revision E, and subsequent revisions as described in the device symbolization section. Organization...4194304
More informationTM124MBK36C, TM124MBK36S BY 36-BIT TM248NBK36C, TM248NBK36S BY 36-BIT DYNAMIC RAM MODULE
Organization TM124MBK36C...48576 36 TM248NBK36C...2097152 36 Single 5-V Power Supply (±% Tolerance) 72-pin Leadless Single In-Line Memory Module (SIMM) TM124MBK36C Utilizes Eight 4-Megabit DRAMs in Plastic
More informationLP621024E-I Series 128K X 8 BIT CMOS SRAM. Document Title 128K X 8 BIT CMOS SRAM. Revision History. AMIC Technology, Corp.
128K X 8 BIT CMOS SRAM Document Title 128K X 8 BIT CMOS SRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue January 14, 2008 Preliminary 1.0 Final version release September 21, 2010
More informationRev. No. History Issue Date Remark
Preliminary 512K X 8 OTP CMOS EPROM Document Title 512K X 8 OTP CMOS EPROM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue June 17, 1998 Preliminary 1.0 Change CE from VIL to VIH
More informationo Extended DOUT hold using CAS control (Hidden Refresh)
l! TECHNOLOGIES UNITED MOSTEK MEMORY COMPONENTS 65,536 x 1-BIT DYNAMIC RAM MK4564(P/N/J/E)-15/20 FEATURES o Recognized industry standard 16-pin configuration from Mostek o Single +5V (± 10%) supply operation
More informationA23W8308. Document Title 262,144 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark
Preliminary 262,144 X 8 BIT CMOS MASK ROM Document Title 262,144 X 8 BIT CMOS MASK ROM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November 11, 1999 Preliminary PRELIMINARY (November,
More informationRev. No. History Issue Date Remark
128K X 8 BIT LOW VOLTAGE CMOS SRAM ocument Title 128K X 8 BIT LOW VOLTAGE CMOS SRAM Revision History Rev. No. History Issue ate Remark 0.0 Initial issue February 19, 2002 Preliminary 0.1 Add 32L Pb-Free
More informationAS6C K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0 Rev. 1.1 Initial Issue Add package 48-ball 8mm 10mm TFBGA Revised ORDERING INFORMATION in page 11 Jan.09.2012 July.12.2013 0 FEATURES Fast access
More informationIS42VS83200J / IS42VS16160J / IS42VS32800J
32Mx8, 16Mx16, 8Mx32 256Mb Synchronous DRAM FEATURES Fully synchronous; all signals referenced to a positive clock edge Internal bank for hiding row access and precharge Programmable CAS latency: 2, 3
More information128Kx8 CMOS MONOLITHIC EEPROM SMD
128Kx8 CMOS MONOLITHIC EEPROM SMD 5962-96796 WME128K8-XXX FEATURES Read Access Times of 125, 140, 150, 200, 250, 300ns JEDEC Approved Packages 32 pin, Hermetic Ceramic, 0.600" DIP (Package 300) 32 lead,
More informationIDT71016S/NS. CMOS Static RAM 1 Meg (64K x 16-Bit)
CMOS Static RAM 1 Meg (4K x 1-Bit) IDT711S/NS Features 4K x 1 advanced high-speed CMOS Static RAM Equal access and cycle times Commercial and Industrial: //2 One Chip Select plus one Output Enable pin
More information8K X 8 BIT LOW POWER CMOS SRAM
February 2007 FEATURES Access time :55ns Low power consumption: Operation current : 15mA (TYP.), VCC = 3.0V Standby current : 1µ A (TYP.), VCC = 3.0V Wide range power supply : 2.7 ~ 5.5V Fully Compatible
More informationAT28C16. 16K (2K x 8) CMOS E 2 PROM. Features. Description. Pin Configurations
Features Fast Read Access Time - 150 ns Fast Byte Write - 200 µs or 1 ms Self-Timed Byte Write Cycle Internal Address and Data Latches Internal Control Timer Automatic Clear Before Write Direct Microprocessor
More informationAS6C6264 8K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY. Feb
REVISION HISTORY Revision Description Issue Date 1.0 Initial issue Feb 2007 2.0 Add-in industrial temperature option for 28-pin 600 July 2017 mil PDIP. Standby current(isb1) reduced to be 20uA for I-grade
More informationLP62S16256G-I Series. Document Title 256K X 16 BIT LOW VOLTAGE CMOS SRAM. Revision History. Rev. No. History Issue Date Remark
Preliminary 256K X 16 BIT LOW VOLTAGE CMOS SRAM ocument Title 256K X 16 BIT LOW VOLTAGE CMOS SRAM Revision History Rev. No. History Issue ate Remark 0.0 Initial issue June 2, 2006 Preliminary PRELIMINARY
More information64K x 16 1Mb Asynchronous SRAM
TSOP, FP-BGA Commercial Temp Industrial Temp 64K x 16 1Mb Asynchronous SRAM GS71116AGP/U 7, 8, 10, 12 ns 3.3 V V DD Center V DD and V SS Features Fast access time: 7, 8, 10, 12 ns CMOS low power operation:
More information512K x 8 4Mb Asynchronous SRAM
SOJ, TSOP, FP-BGA Commercial Temp Industrial Temp 512K x 8 4Mb Asynchronous SRAM GS74108ATP/J/X 8, 10, 12 ns 3.3 V V DD Center V DD and V SS Features Fast access time: 8, 10, 12 ns CMOS low power operation:
More informationIDT71V124SA/HSA. 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Center Power & Ground Pinout
33V CMOS Static RAM 1 Meg (K x -Bit) Center Power & Ground Pinout IDT71VSA/HSA Features K x advanced high-speed CMOS static RAM JEDEC revolutionary pinout (center power/gnd) for reduced noise Equal access
More information2-Megabit (256K x 8) 5-volt Only CMOS Flash Memory AT29C020. Features. Description. Pin Configurations
Features Fast Read Access Time - 90 ns 5-Volt-Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (256 bytes/sector) Internal Address and Data Latches for
More informationCMOS Static RAM 1 Meg (128K x 8-Bit) Revolutionary Pinout
CMOS Static RAM 1 Meg (K x -Bit) Revolutionary Pinout IDT714 Features K x advanced high-speed CMOS static RAM JEDEC revolutionary pinout (center power/gnd) for reduced noise Equal access and cycle times
More informationMB85R K (32 K 8) Bit. Memory FRAM DS E CMOS DESCRIPTIONS FEATURES PACKAGES FUJITSU SEMICONDUCTOR DATA SHEET
FUJITSU SEMICONDUCTOR DATA SHEET DS05-13101-4E Memory FRAM CMOS 256 K (32 K 8) Bit MB85R256 DESCRIPTIONS The MB85R256 is an FRAM (Ferroelectric Random Access Memory) chip in a configuration of 32,768 words
More informationISSI Preliminary Information January 2006
2K-BIT/4K-BIT SPI SERIAL ELECTRICALLY ERASABLE PROM January 2006 FEATURES Serial Peripheral Interface (SPI) Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) Low-voltage Operation Vcc = 1.8V to 5.5V Low
More information3.3V CMOS Static RAM for Automotive Applications 4 Meg (256K x 16-Bit)
.V CMOS Static RAM for Automotive Applicatio Meg (25K x -Bit) IDTVYS IDTVYL Features 25K x advanced high-speed CMOS Static RAM JEDEC Center Power / GND pinout for reduced noise. Equal access and cycle
More informationWINTEC I. DESCRIPTION: III. TIMING
ISIONS ZONE DESCRIPTION APPVD 1/26/01 NR I. DESCRIPTION: III. TIMING is a 8Mx64 industry standard 8-pin PC-100 DIMM Manufactured with 4 8Mx 400-mil TSOPII-54 100MHz Synchronous DRAM devices Requires 3.3V+/-0.3V
More informationCMOS SRAM. K6T4008C1B Family. Document Title. Revision History. 512Kx8 bit Low Power CMOS Static RAM. Revision No. History. Remark. Draft Date 0.
Document Title 512Kx8 bit Low Power CMOS Static RAM Revision History Revision No. History Draft Date Remark 0.0 Initial Draft December 7, 1996 Advance 0.1 Revise - Changed Operating current by reticle
More informationMB85R M Bit (128 K 8) Memory FRAM CMOS DS E DESCRIPTIONS FEATURES FUJITSU SEMICONDUCTOR DATA SHEET
FUJITSU SEMICONDUCTOR DATA SHEET DS05-13103-5E Memory FRAM CMOS 1 M Bit (128 K 8) MB85R1001 DESCRIPTIONS The MB85R1001 is an FRAM (Ferroelectric Random Access Memory) chip consisting of 131,072 words x
More information256K x 16 4Mb Asynchronous SRAM
FP-BGA Commercial Temp Industrial Temp 256K x 16 4Mb Asynchronous SRAM GS74117AX 8, 10, 12 ns 3.3 V V DD Center V DD and V SS Features Fast access time: 8, 10, 12 ns CMOS low power operation: 130/105/95
More informationISSI IS25C02 IS25C04 2K-BIT/4K-BIT SPI SERIAL ELECTRICALLY ERASABLE PROM FEATURES DESCRIPTION. Advanced Information January 2005
2K-BIT/4K-BIT SPI SERIAL ELECTRICALLY ERASABLE PROM January 2005 FEATURES Serial Peripheral Interface (SPI) Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) Low power CMOS Active current less than 3.0
More informationAT28C K (32K x 8) Paged CMOS E 2 PROM. Features. Description. Pin Configurations
AT28C256 Features Fast Read Access Time - 150 ns Automatic Page Write Operation Internal Address and Data Latches for 64-Bytes Internal Control Timer Fast Write Cycle Times Page Write Cycle Time: 3 ms
More informationFEATURES. Single Power Supply Operation - Low voltage range: 2.70 V V
FEATURES Single Power Supply Operation - Low voltage range: 2.70 V - 3.60 V - IS39LV040: 512K x 8 (4 Mbit) - IS39LV010: 128K x 8 (1 Mbit) - IS39LV512: 64K x 8 (512 Kbit) - 70 ns access time - Uniform 4
More informationAT29C K (32K x 8) 5-volt Only CMOS Flash Memory. Features. Description. Pin Configurations
Features Fast Read Access Time - 70 ns 5-Volt-Only Reprogramming Page Program Operation Single Cycle Reprogram (Erase and Program) Internal Address and Data Latches for 64-Bytes Internal Program Control
More informationHM628128BI Series. 131,072-word 8-bit High speed CMOS Static RAM
131,072-word 8-bit High speed CMOS Static RAM ADE-203-363A(Z) Rev. 1.0 Apr. 28, 1995 The Hitachi HM628128BI is a CMOS static RAM organized 131,072-word 8-bit. It realizes higher density, higher performance
More informationMOS INTEGRATED CIRCUIT
DATA SHEET 256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT MOS INTEGRATED CIRCUIT µpd43256b Description The µpd43256b is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM. Battery
More information4Mb Async. FAST SRAM Specification
S6R4008V1M, S6R4016V1M, S6R4008C1M S6R4016C1M 4Mb Async. FAST SRAM Specification INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO NETSOL PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING
More informationLY68L M Bits Serial Pseudo-SRAM with SPI and QPI
REVISION HISTORY Revision Description Issue Date Rev. 0.1 Initial Issued May.6. 2016 Rev. 0.2 Revised typos May.19. 2016 Revised the address bit length from 32 bits to 24 bits Oct.13. 2016 0 FEATURES GENERAL
More informationCAT28C K-Bit Parallel EEPROM
256K-Bit Parallel EEPROM HALOGENFREE LEAD TM FREE FEATURES Fast read access times: 120/150ns Low power CMOS dissipation: Active: 25 ma max Standby: 150 µa max Simple write operation: On-chip address and
More informationMy-MS. MM27C ,072 x 8 CMOS EPROM PRELIMINARY INFORMATION ISSI IS27C010 FEATURES DESCRIPTION FUNCTIONAL BLOCK DIAGRAM
IS27C010 ISSI MM27C010 131,072 x CMOS EPROM PRELIMINARY INFORMATION FEATURES Fast read access time: 90 ns JEDEC-approved pinout High-speed write programming Typically less than 16 seconds 5V ±10% power
More informationAT24C01A/02/04/08/16. 2-Wire Serial CMOS E 2 PROM. Features. Description. Pin Configurations. 1K (128 x 8) 2K (256 x 8) 4K (512 x 8) 8K (1024 x 8)
AT24C01A/02/04/08/16 Features Low Voltage and Standard Voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V) 2.5 (V CC = 2.5V to 5.5V) 1.8 (V CC = 1.8V to 5.5V) Internally Organized 128
More information16,384 x 1-81T DYNAMIC RAM. o Read, Write, Read-Write, Read-Modify-Write and Page-Mode capability
MOSTEI(. 16,384 x 1-81T DYNAMIC RAM MK4516(N/E}-10/12/15 o Flecognized industry standard 16-pin configuration from Mostek o Single +5V (± 10%) supply operahon o On chip substrate bias generator for optimum
More information16Mb(1M x 16 bit) Low Power SRAM
16Mb(1M x 16 bit) Low Power SRAM INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING
More informationCAT22C Bit Nonvolatile CMOS Static RAM
256-Bit Nonvolatile CMOS Static RAM FEATURES Single 5V Supply Fast RAM Access Times: 200ns 300ns Infinite E 2 PROM to RAM Recall CMOS and TTL Compatible I/O Power Up/Down Protection 100,000 Program/Erase
More informationCAT28C17A 16K-Bit CMOS PARALLEL EEPROM
16K-Bit CMOS PARALLEL EEPROM HALOGENFREE LEAD TM FREE FEATURES Fast Read Access Times: 200 ns Low Power CMOS Dissipation: Active: 25 ma Max. Standby: 100 µa Max. Simple Write Operation: On-Chip Address
More informationAm27C512. Advanced Micro Devices. 512 Kilobit (65,536 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL
FINAL 512 Kilobit (65,536 x 8-Bit) CMOS EPROM Advanced Micro Devices DISTINCTIVE CHARACTERISTICS Fast access time 55 ns Low power consumption 20 µa typical CMOS standby current JEDEC-approved pinout Single
More informationAm27C128. Advanced Micro Devices. 128 Kilobit (16,384 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL
FINAL 128 Kilobit (16,384 x 8-Bit) CMOS EPROM Advanced Micro Devices DISTINCTIVE CHARACTERISTICS Fast access time 45 ns Low power consumption 20 µa typical CMOS standby current JEDEC-approved pinout Single
More informationCMOS SyncFIFO 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
CMOS SyncFIFO 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018 IDT72420 IDT72200 IDT72210 IDT72220 IDT72230 IDT72240
More informationM Rev: /10
www.centon.com MEMORY SPECIFICATIONS 16,777,216 words x 64Bit Synchronous Dynamic RAM Memory Module (Unbuffered DIMM) Centon's 128MB Memory Module is 16,777,216 words by 64Bit Synchronous Dynamic RAM Memory
More informationWhite Electronic Designs
12Kx32 EEPROM MODULE, SMD 5962-9455 FEATURES Access Times of 120**, 140, 150, 200, 250, 300ns Packaging: 66-pin, PGA Type, 27.3mm (1.075") square, Hermetic Ceramic HIP (Package 400) 6 lead, 22.4mm sq.
More informationM8M644S3V9 M16M648S3V9. 8M, 16M x 64 SODIMM
MM644S3V9 MM64S3V9 SDRAM Features: JEDEC Standard 144-pin, PC100, PC133 small outline, dual in-line memory Module (SODIMM) Unbuffered TSOP components. Single 3.3v +.3v power supply. Fully synchronous;
More informationIS42VM81600E / IS42VM16800E / IS42VM32400E IS45VM81600E / IS45VM16800E / IS45VM32400E
16Mx8, 8Mx16, 4Mx32 128Mb Mobile Synchronous DRAM FEATURES Fully synchronous; all signals referenced to a positive clock edge Internal bank for hiding row access and precharge Programmable CAS latency:
More informationAm27C020. Advanced Micro Devices. 2 Megabit (262,144 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL
FINAL 2 Megabit (262,144 x 8-Bit) CMOS EPROM Advanced Micro Devices DISTINCTIVE CHARACTERISTICS Fast access time 70 ns Low power consumption 100 µa maximum CMOS standby current JEDEC-approved pinout Plug
More information64Mbit, 2MX32 3V Flash Memory Module
64Mbit, 2MX32 3V Flash Memory Module Features 3.0V ± 10% read and write operation 1,000,000 Block Erase Cycles Access Times: 70,90,120 &150ns 4X(32 Equal Sectors of 64-Kbyte Each) Package Options: Individual
More informationLY61L102416A 1024K X 16 BIT HIGH SPEED CMOS SRAM
REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issued Jan.09. 2012 Rev. 1.1 Add 48 pin BGA package type. Mar.12. 2012 Rev. 1.2 1. VCC - 0.2V revised as 0.2 for TEST July.19. 2012 CONDITION
More information512K bitstwo-wire Serial EEPROM
General Description The provides 524,288 bits of serial electrically erasable and programmable read-only memory (EEPROM), organized as 65,536 words of 8 bits each. The device is optimized for use in many
More informationMOS INTEGRATED CIRCUIT
DATA SHEET 4M-BIT CMOS STATIC RAM 256K-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION MOS INTEGRATED CIRCUIT µpd444012a-x Description The µpd444012a-x is a high speed, low power, 4,194,304 bits (262,144
More informationLY62L K X 16 BIT LOW POWER CMOS SRAM
REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jul.25.2004 Rev. 1.1 Revised Package Outline Dimension(TSOP-II) Apr.12.2007 Rev. 1.2 Added ISB1/IDR values when TA = 25 and TA = 40
More informationMX27C K-BIT [32K x 8] CMOS EPROM FEATURES GENERAL DESCRIPTION BLOCK DIAGRAM PIN CONFIGURATIONS PIN DESCRIPTION
FEATURES 32K x 8 organization Single +5V power supply +125V programming voltage Fast access time: 45/55/70/90/100/120/150 ns Totally static operation Completely TTL compatible 256K-BIT [32K x 8] CMOS EPROM
More informationAS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jul.12.2012 Rev. 1.1 V CC - 0.2V revised as 0.2V for TEST CONDITION Jul.19.2012 of Average Operating Power supply Current Icc1 on
More information4Mbit, 512KX8 5V Flash Memory (Monolithic)
4Mbit, 512KX8 5V Flash Memory (Monolithic) Features 5V Programming, 5V±10% Supply TTL Compatible Inputs and CMOS Outputs Access Times: 90, 120 and 150ns Low Vcc Write Inhibit 3.2v 8 Equal Size Sectors
More information4Mb Async. FAST SRAM A-die Specification
S6R4008V1A, S6R4016V1A, S6R4008C1A, S6R4016C1A, S6R4008W1A S6R4016W1A 4Mb Async. FAST SRAM A-die Specification NETSOL RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.
More information3.3 Volt CMOS Bus Interface 8-Bit Latches
Q 3.3 Volt CMOS Bus Interface 8-Bit Latches QS74FCT3373 QS74FCT32373 FEATURES/BENEFITS Pin and function compatible to the 74F373 JEDEC spec compatible 74LVT373 and 74FCT373T IOL = 24 ma Com. Available
More informationLY62L205016A 32M Bits ( 2Mx16 / 4Mx8 Switchable) LOW POWER CMOS SRAM
Y62205016A 32M Bits ( 2Mx16 / 4Mx8 Switchable) OW POWER CMOS SRAM REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Sep.06.2012 Rev. 1.1 Add 25 & 40 spec for ISB1 & IDR on page 4 &
More informationLY62W K X 16 BIT LOW POWER CMOS SRAM
REVISION ISTORY Revision Description Issue Date Initial Issue Jul.13.2011 0 FEATURES Fast access time : 55/70ns ow power consumption: Operating current : 45/30mA (TYP.) Standby current : 10A (TYP.) -version
More informationM0360. Rev: /08
www.centon.com MEMORY SPECIFICATIONS 32MX8 BASED 33,554,432words x 72Bit Synchronous Dynamic RAM Memory Module (Unbuffered DIMM) Centon's 256MB ECC UNBUFFERED Memory Module is 33,554,432 words by 72Bit
More informationP2M648YL, P4M6416YL. PIN ASSIGNMENT (Front View) 168-PIN DIMM. 8-2Mx8 SDRAM TSOP P2M648YL-XX 16-2Mx8 SDRAM TSOP P4M6416YL-XX
SDRAM MODULE Features: JEDEC - Standard 168-pin (gold), dual in-line memory module (DIMM). TSOP components. Single 3.3v +.3v power supply. Nonbuffered fully synchronous; all signals measured on positive
More informationP8M644YA9, 16M648YA9. PIN ASSIGNMENT (Front View) 168-PIN DIMM. 4-8Mx16 SDRAM TSOP P8M644YA9 8-8Mx16 SDRAM TSOP P16M648YA9
SDRAM MODULE P8M644YA9, 16M648YA9 8M, 16M x 64 DIMM Features: PC100 and PC133 - compatible JEDEC - Standard 168-pin, dual in-line memory module (DIMM). TSOP components. Single 3.3v +. 3v power supply.
More informationLY62L102516A 1024K x 16 BIT LOW POWER CMOS SRAM
Y62102516A 1024K x 16 BIT OW POWER CMOS SRAM REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jan. 09. 2012 Rev. 1.1 Deleted WRITE CYCE Notes : 1.WE#,, B#, UB# must be high or must
More informationCMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1,024 X 9, 2,048 X 9, 4,096 x 9 and 8,192 x 9
Integrated Device Technology, Inc. CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1,24 X 9, 2,48 X 9, 4,96 x 9 and 8,192 x 9 IDT72421 IDT7221 IDT72211 IDT72221 IDT72231 IDT72241 IDT72251 FEATURES: 64 x 9-bit
More informationProduct Specification
General Information 512MB 64Mx72 ECC SDRAM PC100/PC133 DIMM Description: The VL 374S6553 is a 64M x 72 Synchronous Dynamic RAM high density memory module. This memory module consists of eighteen CMOS 32Mx8
More informationAS6C TINL 16M Bits LOW POWER CMOS SRAM
REVISION ISTORY Revision Description Issue Date Initial Issue Jan. 09. 2012 0 FEATURES Fast access time : 55ns ow power consumption: Operating current : 45mA (TYP.) Standby current : 4 A (TYP.) S-version
More informationP8M648YA4,P16M6416YA4 P8M648YB4, P8M6416YB4
SDRAM MODULE Features: PC-100 and PC133 Compatible JEDEC Standard 168-pin, dual in-line memory Module (DIMM) TSOP components. Single 3.3v +.3v power supply. Nonbuffered fully synchronous; all signals measured
More informationISSI IS23SC4418 IS23SC KBYTE EEPROM WITH WRITE PROTECT FUNCTION AND PROGRAMMABLE SECURITY CODE (PSC) IS23SC4418 IS23SC4428 FEATURES DESCRIPTION
1-KBYTE EEPROM WITH WRITE PROTECT FUNCTION AND PROGRAMMABLE SECURITY CODE (PSC) NOVEMBER 2001 FEATURES Standard CMOS process 1024 x 8 bits EEPROM organization Byte-wise addressing Byte-wise erase/write
More information8M-BIT AND 16M-BIT SERIAL FLASH MEMORY WITH 2-PIN NXS INTERFACE
NXF00A M-BIT AND M-BIT SERIAL FLASH MEMORY WITH -PIN NXS INTERFACE FEATURES PRELIMINARY MAY Tailored for Portable and Mobile Media-Storage Ideal for portable/mobile applications that transfer and store
More informationMOS INTEGRATED CIRCUIT
DATA SHEET 256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT MOS INTEGRATED CIRCUIT μpd43256b Description The μpd43256b is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM. Battery
More informationA67L1618/A67L0636 Series
2M X 18, 1M X 36 LVTTL, Pipelined ZeBL TM SRAM Document Title 2M X 16, 1M X 36 LVTTL, Pipelined ZeBL TM SRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue July 26, 2004 Preliminary
More informationA24C02. AiT Semiconductor Inc. ORDERING INFORMATION
DESCRIPTION provides 2048 bits of serial electrically erasable and programmable read-only memory (EEPROM), organized as 256 words of 8 bits each. The device is optimized for use in many industrial and
More informationLY62L K X 16 BIT LOW POWER CMOS SRAM
Y6225716 256K 16 BIT OW POWER CMOS SRAM REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Apr.19.2006 Rev. 2.0 Revised ISB(max) : 0.5mA => 1.25mA May.11.2006 Rev. 2.1 Adding 44-pin
More informationA24C08. AiT Semiconductor Inc. ORDERING INFORMATION
DESCRIPTION The provides 8192 bits of serial electrically erasable and programmable read-only memory (EEPROM), organized as 1024 words of 8 bits each. The device is optimized for use in many industrial
More information1-megabit (64K x 16) 5-volt Only Flash Memory AT49F1024A Features Description Pin Configurations
BDTIC www.bdtic.com/atmel Features Single-voltage Operation 5V Read 5V Reprogramming Fast Read Access Time 45 ns Internal Program Control and Timer 8K Word Boot Block with Lockout Fast Erase Cycle Time
More informationIS62WV12816DALL/DBLL IS65WV12816DALL/DBLL
IS62WV12816DALL/DBLL IS65WV12816DALL/DBLL 128K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM JUNE 2013 FEATURES High-speed access time: 35ns, 45ns, 55ns CMOS low power operation 36 mw (typical) operating
More informationAm27C Megabit (131,072 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM
FINAL 1 Megabit (131,072 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS Fast access time 45 ns maximum access time Low power consumption 20 µa typical CMOS standby current JEDEC-approved pinout Single
More informationICE27C Megabit(128KX8) OTP EPROM
1- Megabit(128KX8) OTP EPROM Description The is a low-power, high-performance 1M(1,048,576) bit one-time programmable read only memory (OTP EPROM) organized as 128K by 8 bits. It is single 5V power supply
More informationACT S512K32 High Speed 16 Megabit SRAM Multichip Module
ACT S512K32 High Speed 16 Megabit SRAM Multichip Module Features 4 Low Power CMOS 512K x 8 SRAMs in one MCM Factory configured as 512K x 32; User configurable as 1M x 16 or 2M x 8 Input and Output TTL
More information1-Megabit (128K x 8) 5-volt Only Flash Memory AT29C010A. Features. Description. Pin Configurations
Features Fast Read Access Time - 70 ns 5-Volt Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (128 bytes/sector) Internal Address and Data Latches for
More informationA24C64. AiT Semiconductor Inc. ORDERING INFORMATION
DESCRIPTION provides 65536 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 8192 words of 8 bits each. The is optimized for use in many industrial and commercial
More informationLY62L409716A 4M X 16 BIT LOW POWER CMOS SRAM
Y62409716A 4M 16 BIT OW POWER CMOS SRAM REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jun.08.2017 yontek Inc. reserves the rights to change the specifications and products without
More informationFEBRUARY/2008, V 1.c Alliance Memory Inc. Page 1 of 13
128K 16 BIT OW 512K POWER 8CMOS BIT OW SRAMPOWER CMOS SRAM FEATURES Fast access time : 55ns ow power consumption: Operating current : 20/18mA (TYP.) Standby current : 2µA (TYP.) Single 2.7V ~ 5.5V power
More information512KX8 CMOS S-RAM (Monolithic)
512KX8 CMOS S-RAM (Monolithic) Features Access Times: 55, 70, 85 and 100ns Package Option: 32-Pin Ceramic DIP, JEDEC Approved Pinout 36-Lead Ceramic SOJ JEDEC Approved Revolutionary Pinout 32-Lead Ceramic
More informationIS62/65WVS5128GALL IS62/65WVS5128GBLL. 512Kx8 LOW VOLTAGE, FAST SERIAL SRAM with SPI, SDI and SQI INTERFACE KEY FEATURES DESCRIPTION
512Kx8 LOW VOLTAGE, FAST SERIAL SRAM with SPI, SDI and SQI INTERFACE JUNE 2018 KEY FEATURES SPI-Compatible Bus Interface: - 30/45 MHz Clock rate - SPI/SDI/SQI mode Single Power Supply: - VDD = 1.65V -
More information128K 8 CMOS FLASH MEMORY
128K 8 CMOS FLASH MEMORY GENERAL ESCRIPTION The W29EE011 is a 1-megabit, 5-volt only CMOS flash memory organized as 128K 8 bits. The device can be programmed and erased in-system with a standard 5V power
More informationQUICKSWITCH PRODUCTS HIGH-SPEED CMOS 10-BIT BUS SWITCH
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS 10-BIT BUS SWITCH IDTQS338 FEATURES: Enhanced N channel FET with no inherent diode to Vcc 5Ω bidirectional switches connect inputs to outputs Zero propagation delay,
More information4-Megabit (512K x 8) 5-volt Only CMOS Flash Memory AT49F040 AT49F040T AT49F040/040T AT49F040/040T. Features. Description. Pin Configurations
Features Single Voltage Operation 5V Read 5V Reprogramming Fast Read Access Time - 70 ns Internal Program Control and Timer 16K bytes Boot Block With Lockout Fast Erase Cycle Time - 10 seconds Byte By
More information