AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM
|
|
- Arthur Evans
- 5 years ago
- Views:
Transcription
1 REVISION HISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jul Rev. 1.1 V CC - 0.2V revised as 0.2V for TEST CONDITION Jul of Average Operating Power supply Current Icc1 on page3 Rev. 1.2 May Revised V IH(max) /V I(min) in DC EECTRICA CHARACTERISTICS Added in t BA /t BHZ* /t BZ* in AC EECTRICA CHARACTERISTICS Added WRITE CYCE 3 in TIMING WAVEFORMS Rev Revise TEST CONDITION for V OH, V O on page 5 I OH = -8mA revised as -4mA I O =4mA revised as 8mA 2. Revise V IH(max) & V I(min) note on page 5 V IH(max) = V CC + 2.0V for pulse width less than 6ns. V I(min) = V SS - 2.0V for pulse width less than 6ns. Revised the address pin sequence of TSOP-II pin configuration on page 3 in order to be compatible with industry convention. (No function specifications and applications have been changed and all the characteristics are kept all the same as Rev 1.3 ) Added t BW in AC EECTRICA CHARACTERISTICS Revised WRITE CYCE 1,2 in TIMING WAVEFORMS Jun Sep
2 FEATURES Fast access time : 8ns ow power consumption: Operating current: 50mA(TYP.) Standby current: 2mA(TYP.) Single 3.3V power supply All inputs and outputs TT compatible Fully static operation Industrial temperature -40 ~85 Tri-state output Data byte control : B# (DQ0 ~ DQ7) UB# (DQ8 ~ DQ15) Data retention voltage : 1.5V (MIN.) Greenpackage/ROHS compliant (N) Package : 44-pin 400 mil TSOP-II GENERA DESCRIPTION The AS7C34098A is a 4,194,304-bit high speed CMOS static random access memory organized as words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature. The AS7C34098A operates from a single power supply of 3.3V and all inputs and outputs are fully TT compatible PRODUCT FAMIY Product Family Operating Temperature Vcc Range Speed Power Dissipation Standby(ISB1,TYP.) Operating(ICC1,TYP.) AS7C34098A(I) -40 ~ ~ 3.6V 8ns 2mA 50mA 1
3 FUNCTIONA BOCK DIAGRAM PIN DESCRIPTION Vcc Vss SYMBO A0 - A17 DQ0 D15 DESCRIPTION Address Inputs Data Inputs/Outputs A0-A17 DECODER 256Kx16 MEMORY ARRAY WE# Chip Enable Inputs Write Enable Input OE# Output Enable Input B# ower Byte Control UB# Upper Byte Control DQ0-DQ7 ower Byte DQ8-DQ15 Upper Byte I/O DATA CIRCUIT COUMN I/O VCC VSS NC Power Supply Ground No Connection WE# OE# B# UB# CONTRO CIRCUIT 2
4 PIN CONFIGURATION A0 A1 A2 A3 A4 DQ0 DQ1 DQ2 DQ3 Vcc Vss DQ4 DQ5 DQ6 DQ7 WE# A5 A6 A7 A8 A AS7C34098A XXXXX XXXXX A17 A16 A15 OE# UB# B# DQ15 DQ14 DQ13 DQ12 Vss Vcc DQ11 DQ10 DQ9 DQ8 NC A14 A13 A12 A11 A10 TSOP II(Top View) 3
5 ABSOUTE MAXIMUM RATINGS* PARAMETER SYMBO RATING UNIT Voltage on VCC relative to VSS VT1-0.5 to 4.6 V Voltage on any other pin relative to VSS VT2-0.5 to VCC+0.5 V Operating Temperature TA -40 to 85(I grade) Storage Temperature TSTG -65 to 150 Power Dissipation PD 1 W DC Output Current IOUT 50 ma *Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability. TRUTH TABE MODE OE# WE# B# UB# I/O OPERATION DQ0-DQ7 DQ8-DQ15 SUPPY CURRENT Standby H X X X X High Z High Z ISB,ISB1 Output Disable H H X X High Z High Z X X H H High Z High Z ICC,ICC1 Read H H H H H D OUT High Z High Z D OUT ICC,ICC1 Write Note: H = VIH, = VI, X = Don't care X X X H H D OUT D IN High Z D IN D OUT High Z D IN D IN ICC,ICC1 4
6 DC EECTRICA CHARACTERISTICS PARAMETER SYMBO TEST CONDITION MIN. TYP. *4 MAX. UNIT Supply Voltage VCC V Input High Voltage VIH * VCC+0.3 V Input ow Voltage VI * V Input eakage Current II VCC VIN VSS µa Output eakage VCC VOUT VSS, IO Current Output Disabled µa Output High Voltage VOH IOH = -4mA V Output ow Voltage VO IO = 8mA V Cycle time = Min. ICC = VI, II/O = 0mA, ma Average Operating Power supply Current ICC1 Others at VI or VIH 0.2, Others at 0.2V or Vcc-0.2V II/O = 0mA;f=max ma ISB =VIH, Others at VI or VIH ma Standby Power VCC - 0.2V, Supply Current ISB ma Others at 0.2V or VCC - 0.2V Notes: 1. VIH(max) = VCC + 2.0V for pulse width less than 6ns. 2. VI(min) = VSS - 2.0V for pulse width less than 6ns. 3. Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test. 4. Typical values are included for reference only and are not guaranteed or tested. Typical valued are measured at VCC = VCC(TYP.) and TA = 25 CAPACITANCE (TA = 25, f = 1.0MHz) PARAMETER SYMBO MIN. MAX UNIT Input Capacitance CIN - 8 pf Input/Output Capacitance CI/O - 10 pf Note : These parameters are guaranteed by device characterization, but not production tested. AC TEST CONDITIONS Speed 8ns Input Pulse evels 0.2V to VCC - 0.2V Input Rise and Fall Times 3ns Input and Output Timing Reference evels 1.5V Output oad C = 30pF + 1TT, IOH/IO = -4mA/8mA 5
7 AC EECTRICA CHARACTERISTICS (1) READ CYCE PARAMETER SYM. AS7C34098A-8 MIN. MAX. UNIT Read Cycle Time trc 8 - ns Address Access Time taa - 8 ns Chip Enable Access Time tace - 8 ns Output Enable Access Time toe ns Chip Enable to Output in ow-z tcz* 2 - ns Output Enable to Output in ow-z toz* 0 - ns Chip Disable to Output in High-Z tchz* - 3 ns Output Disable to Output in High-Z tohz* - 3 ns Output Hold from Address Change toh 2 - ns B#, UB# Access Time tba ns B#, UB# to High-Z Output tbhz* - 3 ns B#, UB# to ow-z Output tbz* 0 - ns (2) WRITE CYCE PARAMETER SYM. AS7C34098A-8 MIN. MAX. UNIT Write Cycle Time twc 8 - ns Address Valid to End of Write taw ns Chip Enable to End of Write tcw ns Address Set-up Time tas 0 - ns Write Pulse Width twp ns Write Recovery Time twr 0 - ns Data to Write Time Overlap tdw 5 - ns Data Hold from End of Write Time tdh 0 - ns Output Active from End of Write tow* 2 - ns Write to Output in High-Z twhz* - 3 ns B#, UB# Valid to End of Write tbw ns *These parameters are guaranteed by device characterization, but not production tested. 6
8 TIMING WAVEFORMS READ CYCE 1 (Address Controlled) (1,2) Address trc taa toh Dout Previous Data Valid Data Valid READ CYCE 2 ( and OE# Controlled) (1,3,4,5) Address trc taa OE# tace tcz toz toe toh tohz tchz Dout High-Z Data Valid High-Z Notes : 1.WE# is high for read cycle. 2.Device is continuously selected OE# = low, = low. 3.Address must be valid prior to or coincident with = low,; otherwise taa is the limiting parameter. 4.tCZ, toz, tchz and tohz are specified with C = 5pF. Transition is measured ±500mV from steady state. 5.At any given temperature and voltage condition, tchz is less than tcz, tohz is less than toz. 7
9 WRITE CYCE 1 (WE# Controlled) (1,2,3,5,6) twc Address taw tcw tbw B#,UB# tas twp twr WE# twhz TOW Dout (4) High-Z (4) tdw tdh Din Data Valid WRITE CYCE 2 ( Controlled) (1,2,5,6) twc Address taw tas twr B#,UB# tbw tcw twp WE# Dout twhz (4) High-Z tdw tdh Din Data Valid 8
10 WRITE CYCE 3 (B#,UB# Controlled) (1,2,5,6) twc Address taw twr B#,UB# tas tcw tbw twp WE# Dout (4) twhz High-Z tdw tdh Din Data Valid Notes : 1.WE#,, B#, UB# must be high during all address transitions. 2.A write occurs during the overlap of a low, low WE#, B# or UB# = low. 3.During a WE# controlled write cycle with OE# low, twp must be greater than twhz + tdw to allow the drivers to turn off and data to be placed on the bus. 4.During this period, I/O pins are in the output state, and input signals must not be applied. 5.If the, B#, UB# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state. 6.tOW and twhz are specified with C = 5pF. Transition is measured ±500mV from steady state. 9
11 DATA RETENTION CHARACTERISTICS PARAMETER SYMBO TEST CONDITION MIN. TYP. MAX. UNIT VCC for Data Retention VDR VCC - 0.2V V Data Retention Current IDR VCC = 1.5V VCC - 0.2V Others at 0.2V or Vcc 0.2V ma Chip Disable to Data See Data Retention tcdr Retention Time Waveforms (below) ns Recovery Time tr trc* - - ns trc* = Read Cycle Time DATA RETENTION WAVEFORM VDR 1.5V Vcc Vcc(min.) Vcc(min.) tcdr tr VIH Vcc-0.2V VIH 10
12 PACKAGE OUTINE DIMENSION 44-pin 400mil TSOP-Ⅱ Package Outline Dimension SYMBOS DIMENSIONS IN MIMETERS DIMENSIONS IN MIS MIN. NOM. MAX. MIN. NOM. MAX. A A A b c D E E e ZD y Θ 0 o 3 o 6 o 0 o 3 o 6 o 11
13 ORDERING INFORMATION Package Type 44Pin(400mil) TSOP-II Access Time (Speed/ns) Temperature Range( ) Packing Type Alliance Memory Part No ~85 Tray Tape Reel TR Copyright Alliance Memory All Rights Reserved Part Number: AS7C34098A Document Version: v. 1.4 Copyright 2003 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use. 12
14 THIS PAGE IS EFT BANK INTENTIONAY. 13
LY62W K X 16 BIT LOW POWER CMOS SRAM
REVISION ISTORY Revision Description Issue Date Initial Issue Jul.13.2011 0 FEATURES Fast access time : 55/70ns ow power consumption: Operating current : 45/30mA (TYP.) Standby current : 10A (TYP.) -version
More informationLY62L K X 16 BIT LOW POWER CMOS SRAM
REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jul.25.2004 Rev. 1.1 Revised Package Outline Dimension(TSOP-II) Apr.12.2007 Rev. 1.2 Added ISB1/IDR values when TA = 25 and TA = 40
More informationLY61L102416A 1024K X 16 BIT HIGH SPEED CMOS SRAM
REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issued Jan.09. 2012 Rev. 1.1 Add 48 pin BGA package type. Mar.12. 2012 Rev. 1.2 1. VCC - 0.2V revised as 0.2 for TEST July.19. 2012 CONDITION
More informationLY62L102516A 1024K x 16 BIT LOW POWER CMOS SRAM
Y62102516A 1024K x 16 BIT OW POWER CMOS SRAM REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jan. 09. 2012 Rev. 1.1 Deleted WRITE CYCE Notes : 1.WE#,, B#, UB# must be high or must
More informationFEBRUARY/2008, V 1.c Alliance Memory Inc. Page 1 of 13
128K 16 BIT OW 512K POWER 8CMOS BIT OW SRAMPOWER CMOS SRAM FEATURES Fast access time : 55ns ow power consumption: Operating current : 20/18mA (TYP.) Standby current : 2µA (TYP.) Single 2.7V ~ 5.5V power
More informationLY62L205016A 32M Bits ( 2Mx16 / 4Mx8 Switchable) LOW POWER CMOS SRAM
Y62205016A 32M Bits ( 2Mx16 / 4Mx8 Switchable) OW POWER CMOS SRAM REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Sep.06.2012 Rev. 1.1 Add 25 & 40 spec for ISB1 & IDR on page 4 &
More informationLY62L K X 16 BIT LOW POWER CMOS SRAM
Y6225716 256K 16 BIT OW POWER CMOS SRAM REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Apr.19.2006 Rev. 2.0 Revised ISB(max) : 0.5mA => 1.25mA May.11.2006 Rev. 2.1 Adding 44-pin
More informationAS6C TINL 16M Bits LOW POWER CMOS SRAM
REVISION ISTORY Revision Description Issue Date Initial Issue Jan. 09. 2012 0 FEATURES Fast access time : 55ns ow power consumption: Operating current : 45mA (TYP.) Standby current : 4 A (TYP.) S-version
More informationLY62L409716A 4M X 16 BIT LOW POWER CMOS SRAM
Y62409716A 4M 16 BIT OW POWER CMOS SRAM REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jun.08.2017 yontek Inc. reserves the rights to change the specifications and products without
More information8K X 8 BIT LOW POWER CMOS SRAM
February 2007 FEATURES Access time :55ns Low power consumption: Operation current : 15mA (TYP.), VCC = 3.0V Standby current : 1µ A (TYP.), VCC = 3.0V Wide range power supply : 2.7 ~ 5.5V Fully Compatible
More informationAS6C K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0 Rev. 1.1 Initial Issue Add package 48-ball 8mm 10mm TFBGA Revised ORDERING INFORMATION in page 11 Jan.09.2012 July.12.2013 0 FEATURES Fast access
More informationAS6C6264 8K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY. Feb
REVISION HISTORY Revision Description Issue Date 1.0 Initial issue Feb 2007 2.0 Add-in industrial temperature option for 28-pin 600 July 2017 mil PDIP. Standby current(isb1) reduced to be 20uA for I-grade
More informationMARCH/2008, V 1.0 Alliance Memory Inc. Page 1 of 12
January MAR 2008 2007 AS64016 256K 16 BIT SUPER 512K OW POWER 8BITMOS OW SRAM POWER MOS SRAM FEATURES Fast access time : 55ns ow power consumption: Operating current :30mA (TYP.) Standby current : 4 A
More informationLP621024E-I Series 128K X 8 BIT CMOS SRAM. Document Title 128K X 8 BIT CMOS SRAM. Revision History. AMIC Technology, Corp.
128K X 8 BIT CMOS SRAM Document Title 128K X 8 BIT CMOS SRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue January 14, 2008 Preliminary 1.0 Final version release September 21, 2010
More informationIDT71016S/NS. CMOS Static RAM 1 Meg (64K x 16-Bit)
CMOS Static RAM 1 Meg (4K x 1-Bit) IDT711S/NS Features 4K x 1 advanced high-speed CMOS Static RAM Equal access and cycle times Commercial and Industrial: //2 One Chip Select plus one Output Enable pin
More information4Mb Async. FAST SRAM Specification
S6R4008V1M, S6R4016V1M, S6R4008C1M S6R4016C1M 4Mb Async. FAST SRAM Specification INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO NETSOL PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING
More information4Mb Async. FAST SRAM A-die Specification
S6R4008V1A, S6R4016V1A, S6R4008C1A, S6R4016C1A, S6R4008W1A S6R4016W1A 4Mb Async. FAST SRAM A-die Specification NETSOL RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.
More informationCMOS Static RAM 1 Meg (128K x 8-Bit) Revolutionary Pinout
CMOS Static RAM 1 Meg (K x -Bit) Revolutionary Pinout IDT714 Features K x advanced high-speed CMOS static RAM JEDEC revolutionary pinout (center power/gnd) for reduced noise Equal access and cycle times
More information64K x 16 1Mb Asynchronous SRAM
TSOP, FP-BGA Commercial Temp Industrial Temp 64K x 16 1Mb Asynchronous SRAM GS71116AGP/U 7, 8, 10, 12 ns 3.3 V V DD Center V DD and V SS Features Fast access time: 7, 8, 10, 12 ns CMOS low power operation:
More informationLP62S16256G-I Series. Document Title 256K X 16 BIT LOW VOLTAGE CMOS SRAM. Revision History. Rev. No. History Issue Date Remark
Preliminary 256K X 16 BIT LOW VOLTAGE CMOS SRAM ocument Title 256K X 16 BIT LOW VOLTAGE CMOS SRAM Revision History Rev. No. History Issue ate Remark 0.0 Initial issue June 2, 2006 Preliminary PRELIMINARY
More informationIDT71V124SA/HSA. 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Center Power & Ground Pinout
33V CMOS Static RAM 1 Meg (K x -Bit) Center Power & Ground Pinout IDT71VSA/HSA Features K x advanced high-speed CMOS static RAM JEDEC revolutionary pinout (center power/gnd) for reduced noise Equal access
More informationMOS INTEGRATED CIRCUIT
DATA SHEET 4M-BIT CMOS STATIC RAM 256K-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION MOS INTEGRATED CIRCUIT µpd444012a-x Description The µpd444012a-x is a high speed, low power, 4,194,304 bits (262,144
More information256K x 16 4Mb Asynchronous SRAM
FP-BGA Commercial Temp Industrial Temp 256K x 16 4Mb Asynchronous SRAM GS74117AX 8, 10, 12 ns 3.3 V V DD Center V DD and V SS Features Fast access time: 8, 10, 12 ns CMOS low power operation: 130/105/95
More information3.3V CMOS Static RAM for Automotive Applications 4 Meg (256K x 16-Bit)
.V CMOS Static RAM for Automotive Applicatio Meg (25K x -Bit) IDTVYS IDTVYL Features 25K x advanced high-speed CMOS Static RAM JEDEC Center Power / GND pinout for reduced noise. Equal access and cycle
More information16Mb(1M x 16 bit) Low Power SRAM
16Mb(1M x 16 bit) Low Power SRAM INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING
More informationRev. No. History Issue Date Remark
128K X 8 BIT LOW VOLTAGE CMOS SRAM ocument Title 128K X 8 BIT LOW VOLTAGE CMOS SRAM Revision History Rev. No. History Issue ate Remark 0.0 Initial issue February 19, 2002 Preliminary 0.1 Add 32L Pb-Free
More informationCMOS SRAM. K6T4008C1B Family. Document Title. Revision History. 512Kx8 bit Low Power CMOS Static RAM. Revision No. History. Remark. Draft Date 0.
Document Title 512Kx8 bit Low Power CMOS Static RAM Revision History Revision No. History Draft Date Remark 0.0 Initial Draft December 7, 1996 Advance 0.1 Revise - Changed Operating current by reticle
More informationMOS INTEGRATED CIRCUIT
DATA SHEET 256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT MOS INTEGRATED CIRCUIT µpd43256b Description The µpd43256b is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM. Battery
More information8K X 8 BIT LOW POWER CMOS SRAM
FEATURES 8192 x 8 bit static CMOS RAM 70 ns Access Times Common data inputs and outputs Three-state outputs Typ. operating supply current o 70 ns: 10 ma Standby current: o < 2 μa at Ta 70 C Data retention
More information512K x 8 4Mb Asynchronous SRAM
SOJ, TSOP, FP-BGA Commercial Temp Industrial Temp 512K x 8 4Mb Asynchronous SRAM GS74108ATP/J/X 8, 10, 12 ns 3.3 V V DD Center V DD and V SS Features Fast access time: 8, 10, 12 ns CMOS low power operation:
More informationMOS INTEGRATED CIRCUIT
DATA SHEET 256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT MOS INTEGRATED CIRCUIT μpd43256b Description The μpd43256b is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM. Battery
More informationLY68L M Bits Serial Pseudo-SRAM with SPI and QPI
REVISION HISTORY Revision Description Issue Date Rev. 0.1 Initial Issued May.6. 2016 Rev. 0.2 Revised typos May.19. 2016 Revised the address bit length from 32 bits to 24 bits Oct.13. 2016 0 FEATURES GENERAL
More informationIS62WV12816DALL/DBLL IS65WV12816DALL/DBLL
IS62WV12816DALL/DBLL IS65WV12816DALL/DBLL 128K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM JUNE 2013 FEATURES High-speed access time: 35ns, 45ns, 55ns CMOS low power operation 36 mw (typical) operating
More informationRev. No. History Issue Date Remark
Preliminary 512K X 8 OTP CMOS EPROM Document Title 512K X 8 OTP CMOS EPROM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue June 17, 1998 Preliminary 1.0 Change CE from VIL to VIH
More informationAT28C16. 16K (2K x 8) CMOS E 2 PROM. Features. Description. Pin Configurations
Features Fast Read Access Time - 150 ns Fast Byte Write - 200 µs or 1 ms Self-Timed Byte Write Cycle Internal Address and Data Latches Internal Control Timer Automatic Clear Before Write Direct Microprocessor
More informationHIGH-SPEED 4K x 8 FourPort TM STATIC RAM
Features High-speed access Commercial: // (max.) Industrial: (max.) ow-power operation IDT754 Active: 75mW (typ.) tandby: 7.5mW (typ.) IDT754 Active: 75mW (typ.) tandby: mw (typ.) True FourPort memory
More informationProduct Change Notification (PCN)
Product Change Notification (PCN) Alliance Memory Inc. 511 Taylor Way, Suite 1, San Carlos, CA 94070 Main +1(650)610-6800 FAX +1(650)620-9211 Date: June 1, 2017 PCN TRACKING NO:PCN-29052017-01 Subject:
More informationMB85R M Bit (128 K 8) Memory FRAM CMOS DS E DESCRIPTIONS FEATURES FUJITSU SEMICONDUCTOR DATA SHEET
FUJITSU SEMICONDUCTOR DATA SHEET DS05-13103-5E Memory FRAM CMOS 1 M Bit (128 K 8) MB85R1001 DESCRIPTIONS The MB85R1001 is an FRAM (Ferroelectric Random Access Memory) chip consisting of 131,072 words x
More information2-Megabit (256K x 8) 5-volt Only CMOS Flash Memory AT29C020. Features. Description. Pin Configurations
Features Fast Read Access Time - 90 ns 5-Volt-Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (256 bytes/sector) Internal Address and Data Latches for
More informationWhite Electronic Designs
White Electronic Desig 512Kx8 STATIC RAM CMOS, MODULE FEATURES 512Kx8 bit CMOS Static Random Access Memory Access Times 2 through 1 Data Retention Function (EDI8F8512LP) TTL Compatible Inputs and Outputs
More informationACT S512K32 High Speed 16 Megabit SRAM Multichip Module
ACT S512K32 High Speed 16 Megabit SRAM Multichip Module Features 4 Low Power CMOS 512K x 8 SRAMs in one MCM Factory configured as 512K x 32; User configurable as 1M x 16 or 2M x 8 Input and Output TTL
More information128Kx8 CMOS MONOLITHIC EEPROM SMD
128Kx8 CMOS MONOLITHIC EEPROM SMD 5962-96796 WME128K8-XXX FEATURES Read Access Times of 125, 140, 150, 200, 250, 300ns JEDEC Approved Packages 32 pin, Hermetic Ceramic, 0.600" DIP (Package 300) 32 lead,
More informationMB85R K (32 K 8) Bit. Memory FRAM DS E CMOS DESCRIPTIONS FEATURES PACKAGES FUJITSU SEMICONDUCTOR DATA SHEET
FUJITSU SEMICONDUCTOR DATA SHEET DS05-13101-4E Memory FRAM CMOS 256 K (32 K 8) Bit MB85R256 DESCRIPTIONS The MB85R256 is an FRAM (Ferroelectric Random Access Memory) chip in a configuration of 32,768 words
More informationAT29C K (32K x 8) 5-volt Only CMOS Flash Memory. Features. Description. Pin Configurations
Features Fast Read Access Time - 70 ns 5-Volt-Only Reprogramming Page Program Operation Single Cycle Reprogram (Erase and Program) Internal Address and Data Latches for 64-Bytes Internal Program Control
More information512Kx8 Monolithic SRAM, SMD
512Kx Monolithic SRAM, SMD 5962-956 FEATURES Access Times of,, 2,, 35, 45, 55 Data Retention Function (LPA version) TTL Compatible Inputs and Outputs Fully Static, No Clocks Organized as 512Kx Commercial,
More informationAT28C K (32K x 8) Paged CMOS E 2 PROM. Features. Description. Pin Configurations
AT28C256 Features Fast Read Access Time - 150 ns Automatic Page Write Operation Internal Address and Data Latches for 64-Bytes Internal Control Timer Fast Write Cycle Times Page Write Cycle Time: 3 ms
More informationHIGH SPEED 64K (4K X 16 BIT) IDT70824S/L SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM )
HIGH PEED 64K (4K X 16 BIT) IDT784/ EQUENTIA ACCE RANDOM ACCE MEMORY (ARAM ) Features High-speed access : /4 (max.) Commercial: ///4 (max.) ow-power operation IDT784 Active: 77mW (typ.) tandby: mw (typ.)
More informationIDT7134SA/LA. HIGH-SPEED 4K x 8 DUAL-PORT STATIC SRAM
Features High-speed access : 5/45//7 (max.) Industrial: / (max.) Commercial: 2//5/45//7 (max.) Low-power operation IDT714 Active: 7mW (typ.) Standby: 5mW (typ.) IDT714 Active: 7mW (typ.) Standby: 1mW (typ.)
More informationLow Power Pseudo SRAM
Revision History Rev. No. History Issue Date 1.0 1. New Release. 2. Product Process change from 90nm to 65nm 3. The device build in Power Saving mode as below : 3-1. Deep Power Down (DPD) 3-2. Partial
More informationCAT28C17A 16K-Bit CMOS PARALLEL EEPROM
16K-Bit CMOS PARALLEL EEPROM HALOGENFREE LEAD TM FREE FEATURES Fast Read Access Times: 200 ns Low Power CMOS Dissipation: Active: 25 ma Max. Standby: 100 µa Max. Simple Write Operation: On-Chip Address
More informationA23W8308. Document Title 262,144 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark
Preliminary 262,144 X 8 BIT CMOS MASK ROM Document Title 262,144 X 8 BIT CMOS MASK ROM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November 11, 1999 Preliminary PRELIMINARY (November,
More informationIS41C16257C IS41LV16257C
256Kx16 4Mb DRAM WITH FAST PAGE MODE JANUARY 2013 FEATURES TTL compatible inputs and outputs; tri-state I/O Refresh Interval: 512 cycles/8 ms Refresh Mode: -Only, CAS-before- (CBR), and Hidden JEDEC standard
More informationHM628128BI Series. 131,072-word 8-bit High speed CMOS Static RAM
131,072-word 8-bit High speed CMOS Static RAM ADE-203-363A(Z) Rev. 1.0 Apr. 28, 1995 The Hitachi HM628128BI is a CMOS static RAM organized 131,072-word 8-bit. It realizes higher density, higher performance
More informationCAT28C K-Bit Parallel EEPROM
256K-Bit Parallel EEPROM HALOGENFREE LEAD TM FREE FEATURES Fast read access times: 120/150ns Low power CMOS dissipation: Active: 25 ma max Standby: 150 µa max Simple write operation: On-chip address and
More information4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE. Rev. No. History Issue Date Remark
4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE Document Title 4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE Revision History Rev. No. History Issue Date Remark 0.0 Initial issue July 23, 2003 1.0 Remove 24/26-pin
More information16Mbit, 512KX32 CMOS S-RAM MODULE
16Mbit, 512KX32 CMOS S-RAM MODULE Features Access Times: 25, 35 and 45ns Package Options: 66-Pin Ceramic PGA 1.385" SQ 66-Pin Ceramic PGA 1.173" SQ 68-Lead Ceramic QFP 0.88" SQ Fit & Function JEDEC 68-CQFP
More informationWhite Electronic Designs
12Kx32 EEPROM MODULE, SMD 5962-9455 FEATURES Access Times of 120**, 140, 150, 200, 250, 300ns Packaging: 66-pin, PGA Type, 27.3mm (1.075") square, Hermetic Ceramic HIP (Package 400) 6 lead, 22.4mm sq.
More informationWhite Electronic Designs
256Kx32 Static RM CMOS, High Speed Module FETURES 256Kx32 bit CMOS Static Random ccess Memory ccess Times: 12, 15, 20, and 25ns Individual Byte Selects Fully Static, No Clocks TTL Compatible I/O High Density
More information2Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc)
2Mb Ultra-Low Power Asynchronous CMOS SRAM 128Kx16 bit Features Overview The is an integrated memory device containing a 2 Mbit Static Random Access Memory organized as 131,072 words by 16 bits. The device
More information512KX8 CMOS S-RAM (Monolithic)
512KX8 CMOS S-RAM (Monolithic) Features Access Times: 55, 70, 85 and 100ns Package Option: 32-Pin Ceramic DIP, JEDEC Approved Pinout 36-Lead Ceramic SOJ JEDEC Approved Revolutionary Pinout 32-Lead Ceramic
More informationEDI8G322048C DESCRIPTION FEATURES PIN CONFIGURATION PIN NAMES
2048K x 32 Static RM CMOS, High Speed Module FETURES n 2048K x 32 bit CMOS Static n Random ccess Memory ccess Times: 20, 25, and 35ns Individual Byte Selects Fully Static, No Clocks TTL Compatible I/O
More informationA 4 A 3 A 2 ROW DECODER 64K x 16 RAM Array I/O 1 I/O X 2048 I/O 9 I/O 16
64K x 16 Static RAM Features Pin- and function-compatible with CY7C1021BV33 High speed t AA = 8, 10, 12, and 15 ns CMOS for optimum speed/power Low active power 360 mw (max.) Data retention at 2.0V Automatic
More information16Mbit, 512KX32 CMOS S-RAM MODULE
16Mbit, 512KX32 CMOS S-RAM MODULE Features Access Times: 17 and 20ns Package Options: 66-Pin Ceramic PGA 1.080" SQ 66-Pin Ceramic PGA 1.173" SQ 68-Lead Ceramic QFP 0.88" SQ Fit & Function JEDEC 68-CQFJ
More informationAm27C128. Advanced Micro Devices. 128 Kilobit (16,384 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL
FINAL 128 Kilobit (16,384 x 8-Bit) CMOS EPROM Advanced Micro Devices DISTINCTIVE CHARACTERISTICS Fast access time 45 ns Low power consumption 20 µa typical CMOS standby current JEDEC-approved pinout Single
More informationCAT22C Bit Nonvolatile CMOS Static RAM
256-Bit Nonvolatile CMOS Static RAM FEATURES Single 5V Supply Fast RAM Access Times: 200ns 300ns Infinite E 2 PROM to RAM Recall CMOS and TTL Compatible I/O Power Up/Down Protection 100,000 Program/Erase
More informationAm27C Megabit (131,072 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM
FINAL 1 Megabit (131,072 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS Fast access time 45 ns maximum access time Low power consumption 20 µa typical CMOS standby current JEDEC-approved pinout Single
More informationCMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1,024 X 9, 2,048 X 9, 4,096 x 9 and 8,192 x 9
Integrated Device Technology, Inc. CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1,24 X 9, 2,48 X 9, 4,96 x 9 and 8,192 x 9 IDT72421 IDT7221 IDT72211 IDT72221 IDT72231 IDT72241 IDT72251 FEATURES: 64 x 9-bit
More informationHIGH SPEED 128K (8K X 16 BIT) IDT70825S/L SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM )
HIGH SPEED 18K (8K X 16 BIT) SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM ) Features High-speed access Commercial: ///4 (max.) Low-power operation IDT78S Active: 77mW (typ.) Standby: mw (typ.) IDT78L
More informationAm27C512. Advanced Micro Devices. 512 Kilobit (65,536 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL
FINAL 512 Kilobit (65,536 x 8-Bit) CMOS EPROM Advanced Micro Devices DISTINCTIVE CHARACTERISTICS Fast access time 55 ns Low power consumption 20 µa typical CMOS standby current JEDEC-approved pinout Single
More informationAm27C020. Advanced Micro Devices. 2 Megabit (262,144 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL
FINAL 2 Megabit (262,144 x 8-Bit) CMOS EPROM Advanced Micro Devices DISTINCTIVE CHARACTERISTICS Fast access time 70 ns Low power consumption 100 µa maximum CMOS standby current JEDEC-approved pinout Plug
More informationIS41C16256C IS41LV16256C
256Kx16 4Mb DRAM WITH EDO PAGE MODE JANUARY 2013 FEATURES TTL compatible inputs and outputs; tri-state I/O Refresh Interval: 512 cycles/8 ms Refresh Mode : -Only, CAS-before- (CBR), and Hidden JEDEC standard
More information1Mx16 16Mb DRAM WITH FAST PAGE MODE SEPTEMBER 2018
1Mx16 16Mb DRAM WITH FAST PAGE MODE SEPTEMBER 2018 FEATURES TTL compatible inputs and outputs; tristate I/O Refresh Interval: 1,024 cycles/16 ms Refresh Mode: -Only, CAS-before- (CBR), and Hidden JEDEC
More information4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE. Rev. No. History Issue Date Remark
4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE Document Title 4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE Revision History Rev. No. History Issue Date Remark 0.0 Initial issue June 13, 2001 Preliminary 0.1
More informationIndustrial Temperature Range: -40 o C to +85 o C Lead-free available KEY TIMING PARAMETERS. Max. CAS Access Time (tcac) ns
1M x 16 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE APRIL 2005 FEATURES TTL compatible inputs and outputs; tristate I/O Refresh Interval: 1,024 cycles/16 ms Refresh Mode: -Only, CAS-before- (CBR), and Hidden
More informationIS62/65WVS1288FALL IS62/65WVS1288FBLL. 128Kx8 LOW VOLTAGE, SERIAL SRAM with SPI, SDI and SQI INTERFACE DESCRIPTION
128Kx8 LOW VOLTAGE, SERIAL SRAM with SPI, SDI and SQI INTERFACE JANUARY 2018 KEY FEATURES SPI-Compatible Bus Interface: - 16/20 MHz Clock rate - SPI/SDI/SQI mode Low-Power CMOS Technology: - Read Current:
More informationI/O 0 I/O 7 WE CE 2 OE CE 1 A17 A18
2M x 8 Static RAM Features High speed t AA = 8, 10, 12 ns Low active power 1080 mw (max.) Operating voltages of 3.3 ± 0.3V 2.0V data retention Automatic power-down when deselected TTL-compatible inputs
More informationIS62/65WVS5128GALL IS62/65WVS5128GBLL. 512Kx8 LOW VOLTAGE, FAST SERIAL SRAM with SPI, SDI and SQI INTERFACE KEY FEATURES DESCRIPTION
512Kx8 LOW VOLTAGE, FAST SERIAL SRAM with SPI, SDI and SQI INTERFACE JUNE 2018 KEY FEATURES SPI-Compatible Bus Interface: - 30/45 MHz Clock rate - SPI/SDI/SQI mode Single Power Supply: - VDD = 1.65V -
More informationMy-MS. MM27C ,072 x 8 CMOS EPROM PRELIMINARY INFORMATION ISSI IS27C010 FEATURES DESCRIPTION FUNCTIONAL BLOCK DIAGRAM
IS27C010 ISSI MM27C010 131,072 x CMOS EPROM PRELIMINARY INFORMATION FEATURES Fast read access time: 90 ns JEDEC-approved pinout High-speed write programming Typically less than 16 seconds 5V ±10% power
More informationAT24C01A/02/04/08/16. 2-Wire Serial CMOS E 2 PROM. Features. Description. Pin Configurations. 1K (128 x 8) 2K (256 x 8) 4K (512 x 8) 8K (1024 x 8)
AT24C01A/02/04/08/16 Features Low Voltage and Standard Voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V) 2.5 (V CC = 2.5V to 5.5V) 1.8 (V CC = 1.8V to 5.5V) Internally Organized 128
More informationA24C02. AiT Semiconductor Inc. ORDERING INFORMATION
DESCRIPTION provides 2048 bits of serial electrically erasable and programmable read-only memory (EEPROM), organized as 256 words of 8 bits each. The device is optimized for use in many industrial and
More informationMX27C K-BIT [32K x 8] CMOS EPROM FEATURES GENERAL DESCRIPTION BLOCK DIAGRAM PIN CONFIGURATIONS PIN DESCRIPTION
FEATURES 32K x 8 organization Single +5V power supply +125V programming voltage Fast access time: 45/55/70/90/100/120/150 ns Totally static operation Completely TTL compatible 256K-BIT [32K x 8] CMOS EPROM
More informationIS62/65WVS1288GALL IS62/65WVS1288GBLL. 128Kx8 LOW VOLTAGE, FAST SERIAL SRAM with SPI, SDI and SQI INTERFACE KEY FEATURES DESCRIPTION MAY 2018
128Kx8 LOW VOLTAGE, FAST SERIAL SRAM with SPI, SDI and SQI INTERFACE MAY 2018 KEY FEATURES SPI-Compatible Bus Interface: - 30/45 MHz Clock rate - SPI/SDI/SQI mode Single Power Supply: - VDD = 1.65V - 2.2V
More informationA24C08. AiT Semiconductor Inc. ORDERING INFORMATION
DESCRIPTION The provides 8192 bits of serial electrically erasable and programmable read-only memory (EEPROM), organized as 1024 words of 8 bits each. The device is optimized for use in many industrial
More information2-Mbit (128K x 16) Static RAM
2-Mbit (128K x 16) Static RAM Features Temperature Ranges Industrial: 40 C to 85 C Automotive-A: 40 C to 85 C Automotive-E: 40 C to 125 C High speed: 55 ns Wide voltage range: 2.7V 3.6V Ultra-low active,
More informationACT-S128K32 High Speed 4 Megabit SRAM Multichip Module
CT-S128K32 High Speed 4 Megabit SRM Multichip Module Features 4 Low Power CMOS 128K x 8 SRMs in one MCM Overall configuration as 128K x 32 Input and Output TTL Compatible 17, 20, 25, 35, 45 & 55ns ccess
More informationMB85R1002A. 1 M Bit (64 K 16) Memory FRAM CMOS. DS v01-E DESCRIPTIONS FEATURES FUJITSU SEMICONDUCTOR DATA SHEET
FUJITSU SEMICONDUCTOR DATA SHEET DS501-00004-0v01-E Memory FRAM CMOS 1 M Bit (64 K 16) MB85R1002A DESCRIPTIONS The MB85R1002A is an FRAM (Ferroelectric Random Access Memory) chip consisting of 65,536 words
More informationWINTEC I. DESCRIPTION: III. TIMING
ISIONS ZONE DESCRIPTION APPVD 1/26/01 NR I. DESCRIPTION: III. TIMING is a 8Mx64 industry standard 8-pin PC-100 DIMM Manufactured with 4 8Mx 400-mil TSOPII-54 100MHz Synchronous DRAM devices Requires 3.3V+/-0.3V
More informationESMT M24L416256SA. 4-Mbit (256K x 16) Pseudo Static RAM. Features. Functional Description. Logic Block Diagram
PSRAM 4-Mbit (256K x 16) Pseudo Static RAM Features Wide voltage range: 2.7V 3.6V Access time: 55 ns, 60 ns and 70 ns Ultra-low active power Typical active current: 1 ma @ f = 1 MHz Typical active current:
More information4Mbit, 512KX8 5V Flash Memory (Monolithic)
4Mbit, 512KX8 5V Flash Memory (Monolithic) Features 5V Programming, 5V±10% Supply TTL Compatible Inputs and CMOS Outputs Access Times: 90, 120 and 150ns Low Vcc Write Inhibit 3.2v 8 Equal Size Sectors
More informationD0 - D8 INPUT REGISTER. RAM ARRAY 64 x 9, 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 OUTPUT REGISTER RESET LOGIC RCLK REN1
CMOS SyncFIFO 64 x 9, 256 x 9, 512 x 9, 1,24 x 9, 2,48 x 9, 4,96 x 9 and 8,192 x 9 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 218 FEATURES: 64 x 9-bit organization (IDT72421)
More informationIS41C16100C IS41LV16100C
1Mx16 16Mb DRAM WITH EDO PAGE MODE FEBRUARY 2012 FEATURES TTL compatible inputs and outputs; tristate I/O Refresh Interval: Auto refresh Mode: 1,024 cycles /16 ms -Only, CAS-before- (CBR), and Hidden Self
More informationHigh Performance 4Kx4 Static RAM MIL-STD-883C
High Performance 4Kx4 Static RAM MIL-STD-883C FEATURES Full Military Temperature Operating Range (-55 0 C to + 125 0 C) MIL-STD-883C Processing 4Kx4 Bit Organisation 55 and 70 nsec-agce-ss-times Fully
More informationMB85R1001A. 1 M Bit (128 K 8) Memory FRAM CMOS. DS v01-E DESCRIPTIONS FEATURES FUJITSU SEMICONDUCTOR DATA SHEET
FUJITSU SEMICONDUCTOR DATA SHEET DS501-00003-0v01-E Memory FRAM CMOS 1 M Bit (128 K 8) MB85R1001A DESCRIPTIONS The MB85R1001A is an FRAM (Ferroelectric Random Access Memory) chip consisting of 131,072
More informationM Rev: /10
www.centon.com MEMORY SPECIFICATIONS 16,777,216 words x 64Bit Synchronous Dynamic RAM Memory Module (Unbuffered DIMM) Centon's 128MB Memory Module is 16,777,216 words by 64Bit Synchronous Dynamic RAM Memory
More informationQUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUADRUPLE BUS SWITCH WITH INDIVIDUAL ACTIVE LOW ENABLES
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUADRUPLE BUS SWITCH WITH INDIVIDUAL ACTIVE LOW ENABLES IDTQS315 FEATURES: Enhanced N channel FET with no inherent diode to Vcc Pin compatible with the 74 15 function
More information1-Mbit (64K x 16) Static RAM
1-Mbit (64K x 16) Static RAM Features Temperature Ranges Commercial: 0 C to 70 C Industrial: 40 C to 85 C Automotive: 40 C to 125 C High speed t AA = 12 ns (Commercial & Industrial) t AA = 15 ns (Automotive)
More informationFEATURES. Single Power Supply Operation - Low voltage range: 2.70 V V
FEATURES Single Power Supply Operation - Low voltage range: 2.70 V - 3.60 V - IS39LV040: 512K x 8 (4 Mbit) - IS39LV010: 128K x 8 (1 Mbit) - IS39LV512: 64K x 8 (512 Kbit) - 70 ns access time - Uniform 4
More informationGND I/O15 I/O14 I/O13 I/O12 GND I/O11 I/O10 I/O9 I/O8 LCAS UCAS OE A9 A8 A7 A6 A5 A4 GND
1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE DECEMBER 2006 FEATURES TTL compatible inputs and outputs; tristate I/O Refresh Interval: Auto refresh Mode: 1,024 cycles /16 ms -Only, CAS-before- (CBR),
More informationISSI IS25C02 IS25C04 2K-BIT/4K-BIT SPI SERIAL ELECTRICALLY ERASABLE PROM FEATURES DESCRIPTION. Advanced Information January 2005
2K-BIT/4K-BIT SPI SERIAL ELECTRICALLY ERASABLE PROM January 2005 FEATURES Serial Peripheral Interface (SPI) Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) Low power CMOS Active current less than 3.0
More informationCMOS SyncFIFO 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
CMOS SyncFIFO 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018 IDT72420 IDT72200 IDT72210 IDT72220 IDT72230 IDT72240
More information