Testable SOC Design. Sungho Kang
|
|
- Brendan Mathews
- 6 years ago
- Views:
Transcription
1 Testable SOC Design Sungho Kang
2 Outline Introduction SOC Test Challenges IEEE P1500 SOC Test Strategies Conclusion 2
3 SOC Design Evolution Emergence of very large transistor counts on a single chip Mixed technologies on the same chip Creation of Intellectual Property (IP) Reusable IP-based design Boundary Scan TAP Controller Logic BIST Memory BIST`Test Access DSP Core IP Core IO Pad CPU Core UDL ROM DRAM IO Pad Data Path IP Core IP Core 3
4 IP Core Types Soft Core (RTL) Leave much of the implementation to the designer Flexible and process-independent Hard Core (Technology dependent layout) Predictable area and performance, but lack of flexibility Firm Core (Netlist) Offer a compromise between the two Each type of core has different modeling and test requirements 4
5 Problems of Conventional Testing Potential yield losses as Cycle time of the manufactured devices becomes comparable to ATE timing accuracy Increasing cost of ATE driven by Increasing pin count High frequency features 5
6 SOC Test Challenges System integrator may have very limited knowledge of the adopted core Core provider may not know which test method, what types of faults, and what level of fault coverage to use Test of the embedded IP core is the joint responsibility of both core provider and system integrator Deeply embedded cores limit access to core port Mixed Technologies The basic requirement is that test must not slow down overall growth of semiconductor and computing industries 6
7 IEEE P1500 Standardize a core test architecture Define a core test interface Facilitate test reuse for embedded cores Facilitate core test interoperability to improve efficiency of test between core provider and core users Scope Standardize core test mechanisms for core access and isolation SOC test access mechanism is defined by the system integrator The core test method is defined by the core provider Task Forces Core Test Language Scaleable Architecture Compliance Definition Terminology Documentation Mergeable Cores test 7
8 Core Test Language (CTL) Define language constructs to describe the test aspects of cores CTL allows black-boxing of a core CTL can be described at any hierarchical level CTL enable for Core creator describes core test and constraints DFT provider develops test integration tools Core integrator captures SOC test architecture Chip CTL{ si0 si1 D[0...4] Core so0 so1 q[0 2] } This is the way to scan This is the timing requirement This is what you do to get into quiet mode This is what you do to test the shadow logic wsi wip_ctrl wrck wso 8
9 Scaleable Architecture Define a standard wrapper plus interface to on-chip test access mechanism Define Test Control Mechanism Dynamic control (control protocols) Static control ( mode: internal, external, isolation) Define Test Access Mechanism Internal VS external test signals Tapped VS non-tapped cores Core Wrapper Boundary Register WSI Bypass WIR Wrapper Boundary WSO Cells WIP Controls & Clock 9
10 System Chip with P1500 Wrapped Cores TAM-Source User Defined Test Access Mechanism TAM-Sink TAM-In TAM-Out TAM-In TAM-Out Standard P1500 Standard P1500 Chip Inputs Core 1 Core N Chip Outputs Core Test Wrapper WSO 1 WSI N Core Test Wrapper WSI 1 Wrapper control WSO N P1500 WIP TAM Source/Sink System Chip From chip I/O, test bus/rail/port, BIST, etc.. TAM In/Out 0 to n lines for parallel and/or serial test data, or test control P1500 Wrapper Interface Port(WIP) From chip-level TAP controller, chip I/0, 10
11 Dual Compliance Concept IEEE P1500 Unwrapped Core which does not have a complete IEEE 1500 wrapper, but does have an IEEE CTL description on the basis on which the core could be made IEEE 1500 Wrapped (either manually or automatically by tools) IEEE P1500 Wrapped Incorporates complete IEEE P1500 wrapper function Complete IEEE 1500 CTL description describing how to test the core(including how to operate the wrapper) 11
12 SOC Test Composite Test Individual test for each IP core, UDL, interconnect logic and wiring Test Scheduling To meet SOC requirements such as total test time, power dissipation, area overhead To avoid affecting the initialization and final contents of individual cores Sufficient fault coverage, overall test cost, time-to-market 12
13 IP Testing Test Ready Core Ease integration and test reuse Resolve access issues through design recommendations Test architecture flexibility during integration Supply all required test information Minimize Test bandwidth Test volume Test application time 13
14 IP Testing DFT Architecture Memory BIST Logic BIST Scan Boundary scan SoC Test Controller Logic BIST Memory BIST Test Access Test Methodology Stuck-at testing Delay testing Iddq testing IO Pad DSP Core CPU Core UDL IP Core ROM DRAM IO Pad IP Core Data Path IP Core 14
15 Test Access No Direct Physical Access Method Test access mechanism is required Test Access Mechanism Transports test from source to core and from core to sink Provides features to test the hardware in between the IP cores Isolates IP core Today s chip is tomorrow s core 2nd Generation Core Test Access 1st Generation Core Test Control I/F Test Control I/F 3rd Generation Core Test Control Interface 15
16 Hierarchical Test Access Testing taped core and wrapped core with the same test access mechanism Direct access to the wrapper WIR can be enabled, while the instruction register within the TAPed core can only be accessed through the TAP finite state machine Board level P features are preserved Parallel TAM IEEE Features Taped Core Serial TAM Test Controller Wrapped Core IEEE Features TDI TCK TMS TDO 16
17 SOC Test Controller Control various core types Achieve efficient test scheduling Achieve effective test data access TAM TAM TAM TAM BIST Source Sink SoC Test Controller 17
18 DFT of SOC 18
19 Conclusion Solving the test problems will be critical to producing SOC For efficient SOC test, not only DFT at the core design but also DFT at the core integration must be considered 19
Overview the Proposed IEEE P1500 Scaleable Architecture for Testing Embedded Cores
Unapproved Working Document Overview the Proposed Scaleable Architecture for Testing Embedded Cores Presented on behalf of the CTAG Team by Mike Ricchetti June 7th, at DAC 2000 Architecture Task Force,
More informationJin-Fu Li. Department of Electrical Engineering. Jhongli, Taiwan
Chapter 9 Basics of SOC Testing Jin-Fu Li Advanced Reliable Systems (ARES) Lab Department of Electrical Engineering National Central University Jhongli, Taiwan Outline Introduction SOC Test Challenge SOC
More informationProgramovatelné obvody a SoC. PI-PSC
Evropský sociální fond Praha & EU: Investujeme do vaší budoucnosti Programovatelné obvody a SoC. PI-PSC doc. Ing. Hana Kubátová, CSc. Katedra číslicového návrhu Fakulta informačních technologií ČVUT v
More informationEmbedded Quality for Test. Yervant Zorian LogicVision, Inc.
Embedded Quality for Test Yervant Zorian LogicVision, Inc. Electronics Industry Achieved Successful Penetration in Diverse Domains Electronics Industry (cont( cont) Met User Quality Requirements satisfying
More informationChapter 8 Test Standards. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 8 Test Standards Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline 1149.1 standard for system-on-board 1500 standard for system-on-chip Advanced
More informationIEEE P1500 Core Test Standardization
Technical Proposals for IEEE P1500 Core Test Standardization Erik Jan Marinissen Research Laboratories Eindhoven, The Netherlands P1500 Meeting ITC Test Week, Washington D.C., November, 1997 Technical
More informationChapter 2 Why use the IEEE 1500 Standard?
Chapter 2 Why use the IEEE 1500 Standard? 2.1 Introduction Before the question of Why use the IEEE 1500 Standard? is asked, another question should be addressed. Why do we need a wrapper at all? A wrapper
More informationIEEE P1500, a Standard for System on Chip DFT
page 1(6) IEEE P1500, a Standard for System on Chip DFT Kim Petersén HDC, Hardware Design Center 723 50 Västerås Sweden Email: kim.petersen@hdc.se key words: IP, DFT, SoC, BIST, BISR ABSTRACT This document
More informationSoC Design Flow & Tools: SoC Testing
SoC Design Flow & Tools: SoC Testing Jiun-Lang Huang Graduate Institute of Electronics Engineering Department of Electrical Engineering National Taiwan University Outline l SoC Test Challenges l Test Access
More informationSoC Design Lecture 14: SoC Testing. Shaahin Hessabi Department of Computer Engineering Sharif University of Technology
SoC Design Lecture 14: SoC Testing Shaahin Hessabi Department of Computer Engineering Sharif University of Technology Outline Introduction to Testing Importance of SoC Testing Challenges of SoC Testing
More informationPreliminary Outline of the IEEE P1500 Scaleable Architecture for Testing Embedded Cores
Preliminary Outline of the Scaleable Architecture for Testing Embedded Cores Mike Ricchetti and Fidel Muradali VTS99 Dana Point, CA April 28, 1999 Architecture Task Force, 1999 Presentation Outline Introduction
More informationY. Tsiatouhas. VLSI Systems and Computer Architecture Lab. Embedded Core Testing (ΙΕΕΕ SECT std) 2
CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES University of Ioannina Embedded Testing (ΙΕΕΕ 1500 Std. SECT) Dept. of Computer Science and Engineering Y. Tsiatouhas CMOS Integrated Circuit Design Techniques
More informationBoundary Scan. Sungho Kang. Yonsei University
Boundary Scan Sungho Kang Yonsei University Outiline Introduction TAP Controller Instruction Register Test Data Registers Instructions Hardware Test Innovations PCB Test Conclusion 2 Boundary Scan Improve
More informationAl Crouch ASSET InterTech InterTech.com
IJTAG Test Strategy for 3D IC Integration Al Crouch ASSET InterTech acrouch@asset InterTech.com Silicon Valley Test Conference 2011 1 Why 3D? So, who suffers? Fab Tool Providers they only have 5 customers
More informationDigital Integrated Circuits
Digital Integrated Circuits Lecture Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University Design/manufacture Process Chung EPC655 2 Design/manufacture Process Chung EPC655 3 Layout
More informationDFT Trends in the More than Moore Era. Stephen Pateras Mentor Graphics
DFT Trends in the More than Moore Era Stephen Pateras Mentor Graphics steve_pateras@mentor.com Silicon Valley Test Conference 2011 1 Outline Semiconductor Technology Trends DFT in relation to: Increasing
More informationContents 1 Basic of Test and Role of HDLs 2 Verilog HDL for Design and Test
1 Basic of Test and Role of HDLs... 1.1 Design and Test... 1.1.1 RTL Design Process... 1.1.2 Postmanufacturing Test... 1.2 Test Concerns... 1.2.1 Test Methods... 1.2.2 Testability Methods... 1.2.3 Testing
More informationKeysight Technologies Expanding IEEE Std Boundary-Scan Architecture Beyond Manufacturing Test of PCBA
Keysight Technologies Expanding IEEE Std 1149.1 Boundary-Scan Architecture Beyond Manufacturing Test of PCBA Article Reprint This paper was first published in the 2017 IPC APEX Technical Conference, CA,
More informationExpanding IEEE Std Boundary-Scan Architecture Beyond Manufacturing Test of Printed Circuit Board Assembly
Expanding IEEE Std 1149.1 Boundary-Scan Architecture Beyond Manufacturing Test of Printed Circuit Board Assembly Jun Balangue Keysight Technologies Singapore Jun_balangue@keysight.com Abstract This paper
More informationTesting TAPed Cores and Wrapped Cores With The Same Test Access Mechanism Λ
Testing TAPed Cores and Wrapped Cores With The Same Test Access Mechanism Λ Mounir Benabdenbi y Walid Maroufi z Meryem Marzouki LIP6 Laboratory Couloir 55-65, 4 Place Jussieu, 75252 Paris Cedex 5, France
More informationDFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group
I N V E N T I V E DFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group Moore s Law & More : Tall And Thin More than Moore: Diversification Moore s
More informationIntroduction. Sungho Kang. Yonsei University
Introduction Sungho Kang Yonsei University Outline VLSI Design Styles Overview of Optimal Logic Synthesis Model Graph Algorithm and Complexity Asymptotic Complexity Brief Summary of MOS Device Behavior
More informationBeyond Soft IP Quality to Predictable Soft IP Reuse TSMC 2013 Open Innovation Platform Presented at Ecosystem Forum, 2013
Beyond Soft IP Quality to Predictable Soft IP Reuse TSMC 2013 Open Innovation Platform Presented at Ecosystem Forum, 2013 Agenda Soft IP Quality Establishing a Baseline With TSMC Soft IP Quality What We
More informationHigh Quality, Low Cost Test
Datasheet High Quality, Low Cost Test Overview is a comprehensive synthesis-based test solution for compression and advanced design-for-test that addresses the cost challenges of testing complex designs.
More informationA Unified DFT Architecture for use with IEEE and VSIA/IEEE P1500 Compliant Test Access Controllers
A Unified DFT Architecture for use with IEEE 1149.1 and VSIA/IEEE P1500 Compliant Test Access Controllers Bulent I. Dervisoglu Cadence Design Systems 2655 Seely Avenue San Jose, CA 95134 (408)-895 2184
More informationImpact of DFT Techniques on Wafer Probe
Impact of DFT Techniques on Wafer Probe Ron Leckie, CEO, INFRASTRUCTURE ron@infras.com Co-author: Charlie McDonald, LogicVision charlie@lvision.com The Embedded Test Company TM Agenda INFRASTRUCTURE Introduction
More informationIEEE JTAG Boundary Scan Standard
IEEE 1149.1 JTAG Boundary Scan Standard Bed-of-nails tester Motivation System view of boundary scan hardware Elementary scan cell Test Access Port (TAP) controller Boundary scan instructions Example *Joint
More informationEarly Design Review of Boundary Scan in Enhancing Testability and Optimization of Test Strategy
Early Design Review of Boundary Scan in Enhancing Testability and Optimization of Test Strategy Sivakumar Vijayakumar Keysight Technologies Singapore Abstract With complexities of PCB design scaling and
More informationIndustry Standards and Their Importance
Gary L. Swoboda CTO of and Test Technology, Texas Instruments Principal Architect and Editor: IEEE 1149.7 Working Group Industry Standards and Their Importance The Future of Test,, and Instrumentation
More informationA novel test access mechanism for parallel testing of multi-core system
LETTER IEICE Electronics Express, Vol.11, No.6, 1 6 A novel test access mechanism for parallel testing of multi-core system Taewoo Han, Inhyuk Choi, and Sungho Kang a) Dept of Electrical and Electronic
More informationTesting Embedded-Core Based System Chips
Testing Embedded-Core Based System Chips Yervant Zorian Erik Jan Marinissen Sujit Dey LogicVision 101 Metro Drive Third floor San Jose, CA 95110 U.S.A. zorian@lvision.com Philips Research Dept. VLSI Design
More informationmyproject - P PAR Detail
myproject - P1149.1 PAR Detail Submitter Email: cjclark@intellitech.com Type of Project: Revision to IEEE Standard PAR Request Date: 24-May-2008 PAR Approval Date: 26-Sep-2008 PAR Expiration Date: 31-Dec-2012
More informationEMERGING STRATEGIES FOR RESOURCE-CONSTRAINED TESTING OF SYSTEM CHIPS Resource-constrained system-on-a-chip test: a survey
EMERGING STRATEGIES FOR RESOURCE-CONSTRAINED TESTING OF SYSTEM CHIPS Resource-constrained system-on-a-chip test: a survey Q. Xu and N. Nicolici Abstract: Manufacturing test is a key step in the implementation
More informationDESIGN OF IEEE TAP CONTROLLER IP CORE
DESIGN OF IEEE 1149.1 TAP CONTROLLER IP CORE Shelja A S 1, Nandakumar R 2 and Muruganantham C 3 1 Department of Electronics and Communication Engineering, NCERC. sheljaas@gmail.com 2 Assistant scientist/engineer,
More informationTEST SCHEDULING OPTIMIZATION FOR EMBEDDED CORE TESTING
TEST SCHEDULING OPTIMIZATION FOR EMBEDDED CORE TESTING K. CHAKRAPANI 1, DR. P. NEELAMEGAM 2 School of Computing SASTRA University School of EEE SASTRA University ABSTRACT Test scheduling is crucially important
More informationTest of NoCs and NoC-based Systems-on-Chip. UFRGS, Brazil. A small world... San Diego USA. Porto Alegre Brazil
Test of NoCs and NoC-based Systems-on-Chip Érika Cota Marcelo Lubaszewski UFRGS, Brazil 1 A small world... San Diego USA Porto Alegre Brazil 2 1 Where we are 3 Porto Alegre 4 2 Porto Alegre and UFRGS Porto
More informationAN IMPLEMENTATION THAT FACILITATE ANTICIPATORY TEST FORECAST FOR IM-CHIPS
AN IMPLEMENTATION THAT FACILITATE ANTICIPATORY TEST FORECAST FOR IM-CHIPS E.S.D Gireesh Goud 1, Mrs.T.Swetha 2 PG Scholor, DIET, HYD 1, Assistant Professor, DIET, HYD 2 ABSTRACT These designs pose significant
More informationJTAG TAP CONTROLLER PROGRAMMING USING FPGA BOARD
JTAG TAP CONTROLLER PROGRAMMING USING FPGA BOARD 1 MOHAMED JEBRAN.P, 2 SHIREEN FATHIMA, 3 JYOTHI M 1,2 Assistant Professor, Department of ECE, HKBKCE, Bangalore-45. 3 Software Engineer, Imspired solutions,
More informationDriving 3D Chip and Circuit Board Test Into High Gear
Driving 3D Chip and Circuit Board Test Into High Gear Al Crouch ASSET InterTech, Inc. Emerging Standards and 3D Chip Test Taken independently, the pending ratification of one IEEE standard and the recent
More informationWhat Do Embedded Instruments Look Like? Jeff Rearick, Agilent Technologies
What Do Embedded Instruments Look Like? Jeff Rearick, Agilent Technologies Outline! IEEE P1687 Background! HSSIO Background! Embedded Instruments for HSSIO! P1687-based HSSIO Characterization Results!
More informationHardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
More informationCOEN-4730 Computer Architecture Lecture 12. Testing and Design for Testability (focus: processors)
1 COEN-4730 Computer Architecture Lecture 12 Testing and Design for Testability (focus: processors) Cristinel Ababei Dept. of Electrical and Computer Engineering Marquette University 1 Outline Testing
More informationDesign-for-Test and Test Optimization. Techniques for TSV-based 3D Stacked ICs
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs by Brandon Noia Department of Electrical and Computer Engineering Duke University Date: Approved: Krishnendu Chakrabarty, Supervisor
More informationTest Resource Reused Debug Scheme to Reduce the Post-Silicon Debug Cost
IEEE TRANSACTIONS ON COMPUTERS, VOL. 67, NO. 12, DECEMBER 2018 1835 Test Resource Reused Debug Scheme to Reduce the Post-Silicon Debug Cost Inhyuk Choi, Hyunggoy Oh, Young-Woo Lee, and Sungho Kang, Senior
More informationBA-BIST: Board Test from Inside the IC Out
BA-BIST: Board Test from Inside the IC Out Zoë Conroy, Cisco Al Crouch, Asset InterTech inemi BIST Project 1 05/18/2013 About this Presentation Board-Assist (BA-BIST) is enhanced IC BIST functionality
More informationAbstract. 1 Introduction. 2 Time Domain Multiplexed TAM
Time Domain Multiplexed TAM: Implementation and Comparison Zahra sadat Ebadi and Andre Ivanov Department of Electrical and Computer Engineering University of British Columbia Vancouver, BC, Canada V6T
More informationTest-Access Planning and Test Scheduling. Sandeep Kumar Goel
Test-Access Planning and Test Scheduling for Embedded Core-Based System Chips Sandeep Kumar Goel Promotiecommissie: Voorzitter: prof.dr.ir. A.J. Mouthaan University of Twente, NL Secretaris: prof.dr.ir.
More informationA Built-in Self-Test for System-on-Chip
A Built-in Self-Test for System-on-Chip Rashid Rashidzadeh University of Windsor Digital 1 Objective : Design an intellectual property (IP) core which enables low speed Automatic Test Equipment (ATE) to
More informationSSoCC'01 4/3/01. Specific BIST Architectures. Gert Jervan Embedded Systems Laboratory (ESLAB) Linköping University
Specific BIST Architectures Gert Jervan Embedded Systems Laboratory (ESLAB) Linköping University General Concepts Test-per-scan architectures Multiple scan chains Test-per-clock architectures BIST conclusions
More informationEECS 579: Built-in Self-Test 3. Regular Circuits
EECS 579: Built-in Self-Test 3 Outline Implementing BIST by regularization Adder ALU RAM Commercial BIST approaches LOCSD STUMPS CSTP Case Study Bosch AE11 microcontroller John P. Hayes University of Michigan
More informationThe Boundary - Scan Handbook
The Boundary - Scan Handbook By Kenneth P. Parker Agilent Technologies * KLUWER ACADEMIC PUBLISHERS Boston / Dordrecht / London TABLE OF CONTENTS List of Figures xiii List of Tables xvi List of Design-for-Test
More informationl Some materials from various sources! Soma 1! l Apply a signal, measure output, compare l 32-bit adder test example:!
Acknowledgements! Introduction and Overview! Mani Soma! l Some materials from various sources! n Dr. Phil Nigh, IBM! n Principles of Testing Electronic Systems by S. Mourad and Y. Zorian! n Essentials
More informationScalable Controller Based PMBIST Design For Memory Testability M. Kiran Kumar, G. Sai Thirumal, B. Nagaveni M.Tech (VLSI DESIGN)
Scalable Controller Based PMBIST Design For Memory Testability M. Kiran Kumar, G. Sai Thirumal, B. Nagaveni M.Tech (VLSI DESIGN) Abstract With increasing design complexity in modern SOC design, many memory
More informationConcurrent, OA-based Mixed-signal Implementation
Concurrent, OA-based Mixed-signal Implementation Mladen Nizic Eng. Director, Mixed-signal Solution 2011, Cadence Design Systems, Inc. All rights reserved worldwide. Mixed-Signal Design Challenges Traditional
More information1687 Proposed Hardware Architecture Summary Update v7.0 June 25, 2007 IEEE 1687 IJTAG HW Proposal
IEEE 1687 IJTAG HW Proposal - 0 - 1687 Proposed Hardware Architecture This document contains the key components of the proposed 1687 Hardware Architecture that were recently adopted with a working group
More informationBOUNDARY-SCAN: AN INTRODUCTION. by James Stanbridge, Sales Manager of JTAG Technologies
BOUNDARY-SCAN: AN INTRODUCTION by James Stanbridge, Sales Manager of JTAG Technologies Once considered to be something of a black art, and solely an aid to manufacturing, boundary-scan is coming of age
More informationTesting And Testable Design of Digital Systems
بسم الله الرحمان الرحیم Testing And Testable Design of Digital Systems College of Electrical Engineering Iran University of Science and Technology Karim Mohammadi Faut-Tolerant Digital System Design week-1
More informationLecture 28 IEEE JTAG Boundary Scan Standard
Lecture 28 IEEE 49. JTAG Boundary Scan Standard Motivation Bed-of-nails tester System view of boundary scan hardware Elementary scan cell Test Access Port (TAP) controller Boundary scan instructions Summary
More informationFault management in an IEEE P1687 (IJTAG) environment. Erik Larsson and Konstantin Shibin Lund University Testonica Lab
Fault management in an IEEE P1687 (IJTAG) environment Erik Larsson and Konstantin Shibin Lund University Testonica Lab otivation Semiconductor technology development enables design and manufacturing of
More informationAn Industrial Approach to Core-Based System Chip Testing
An Industrial Approach to Core-Based System Chip Testing Erik Jan Marinissen Philips Research Abstract: Key words: System chips are increasingly being designed by embedding reusable predesigned and pre-verified
More informationNew and Emerging JTAG Standards: Changing the Paradigm of Board Test (A tutorial)
New and Emerging JTAG Standards: Changing the Paradigm of Board Test (A tutorial) Artur Jutman November 23 th, 2010 Drammen, NORWAY Presentation Outline Introduction Overview of the standards IEEE 1149.7
More information101-1 Under-Graduate Project Digital IC Design Flow
101-1 Under-Graduate Project Digital IC Design Flow Speaker: Ming-Chun Hsiao Adviser: Prof. An-Yeu Wu Date: 2012/9/25 ACCESS IC LAB Outline Introduction to Integrated Circuit IC Design Flow Verilog HDL
More informationDesign and Synthesis for Test
TDTS 80 Lecture 6 Design and Synthesis for Test Zebo Peng Embedded Systems Laboratory IDA, Linköping University Testing and its Current Practice To meet user s quality requirements. Testing aims at the
More informationChapter 1. Introduction. System-on-Chip Test Architectures Ch. 1 Introduction - P. 1 EE141
Chapter 1 Introduction System-on-Chip Test Architectures Ch. 1 Introduction - P. 1 What is this chapter about? Review of Importance of Testing Yield and Reject Rate Reliability and System Availability
More informationAutomating IEEE 1500 Core Test An EDA Perspective
IEEE Std 1500 and Its Usage Automating IEEE 1500 Test An EDA Perspective Krishna Chakravadhanula and Vivek Chickermane Cadence Design Systems Editor s note: Standardized design and test practices enable
More informationBoundary-Scan, Silicon and Software Enable System Level Embedded Test
Boundary-Scan, Silicon and Software Enable System Level Embedded Test ABSTRACT Designing IC s, boards, and systems with a DFT strategy that utilizes boundary-scan, will make a quantum improvement in test
More informationMixed Signal IC Testing. Mixed Signal DFT. IEEE Std 蘇朝琴國立交通大學電機工程學系. Mixed Signal IC Testing. IEEE Std. 1149
ixed Signal DFT IEEE Std. 49 蘇朝琴國立交通大學電機工程學系 ST IEEE std 49 P. IEEE Std. 49 IEEE Std. 49. IEEE Std. 49.5 IEEE Std. 49.4 ST IEEE std 49 P.2 IEEE Std. 49. Test ccess Port and Boundary Scan rchitecture The
More informationChoosing an Intellectual Property Core
Choosing an Intellectual Property Core MIPS Technologies, Inc. June 2002 One of the most important product development decisions facing SOC designers today is choosing an intellectual property (IP) core.
More informationDesign and Test Solutions for Networks-on-Chip. Jin-Ho Ahn Hoseo University
Design and Test Solutions for Networks-on-Chip Jin-Ho Ahn Hoseo University Topics Introduction NoC Basics NoC-elated esearch Topics NoC Design Procedure Case Studies of eal Applications NoC-Based SoC Testing
More informationVLSI Design Automation
VLSI Design Automation IC Products Processors CPU, DSP, Controllers Memory chips RAM, ROM, EEPROM Analog Mobile communication, audio/video processing Programmable PLA, FPGA Embedded systems Used in cars,
More informationIEEE Std : What? Why? Where?
Proceedings of DCIS 2012: xxvii th conference on design of circuits and integrated systems IEEE Std 1149.7: What? Why? Where? Francisco R. Fernandes 1, Ricardo J. S. Machado 1, José M. M. Ferreira 1,2,
More informationNexus Instrumentation architectures and the new Debug Specification
Nexus 5001 - Instrumentation architectures and the new Debug Specification Neal Stollon, HDL Dynamics Chairman, Nexus 5001 Forum neals@hdldynamics.com nstollon@nexus5001.org HDL Dynamics SoC Solutions
More informationBoundary-Scan Integration to In-Circuit Test
Boundary-Scan Integration to In-Circuit Test John Carlos O Farrill, Test Engineer, Jabil Circuit, Inc., Advanced Test Technology E-mail: Carlos_O Farrill@Jabil.com TOPICS Scope of the Paper The Distinct
More informationTHE TESTABILITY FEATURES OF THE ARM1026EJ MICROPROCESSOR CORE
THE TESTABILITY FEATURES OF THE ARM1026EJ MICROPROCESSOR CORE Teresa L. McLaurin, Frank Frederick, Rich Slobodnik ARM Inc. 1250 S. Capital of TX Hwy, Bldg 3, Ste 560 Austin, TX 78746 Abstract The DFT and
More informationA P1500-compatible programmable BIST approach for the test of Embedded Flash Memories
A P1500-compatible programmable BIST approach for the test of Embedded Flash Memories P. Bernardi, M. ebaudengo, M. Sonza eorda, M. Violante Abstract In this paper we present a microprocessor-based approach
More informationIC Testing and Development in Semiconductor Area
IC Testing and Development in Semiconductor Area Prepare by Lee Zhang, 2004 Outline 1. Electronic Industry Development 2. Semiconductor Industry Development 4Electronic Industry Development Electronic
More informationDigital VLSI Testing. Week 1 Assignment Solution
Digital VLSI Testing Week 1 Assignment Solution Q1. Primary objective of testing is to guarantee (A) Fault-free products (B) Detection of design error (C) Reduction of product cost (D) All of these Ans:
More informationSystem on Chip (SoC) Design
System on Chip (SoC) Design Moore s Law and Technology Scaling the performance of an IC, including the number components on it, doubles every 18-24 months with the same chip price... - Gordon Moore - 1960
More informationmicrosparc-iiep TM Introduction to JTAG Boundary Scan
microsparc-iiep TM Introduction to JTAG Boundary Scan White Paper Introduction Historically, most Print Circuit Board (PCB) testing was done using bed-of-nail in-circuit test equipment. Recent advances
More informationChapter 5: ASICs Vs. PLDs
Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.
More informationUNIT IV CMOS TESTING
UNIT IV CMOS TESTING 1. Mention the levels at which testing of a chip can be done? At the wafer level At the packaged-chip level At the board level At the system level In the field 2. What is meant by
More informationIJTAG (Internal JTAG): A Step Toward a DFT Standard
IJTAG (Internal JTAG): A Step Toward a DFT Standard Jeff Rearick, Al Crouch, Ken Posse, Ben Bennets, Bill Eklow This paper is to appear at: 2005 International Test Conference Purpose Provide background
More informationNovember 11, 2009 Chang Kim ( 김창식 )
Test Cost Challenges November 11, 2009 Chang Kim ( 김창식 ) 1 2 Where we are!!! Number of Die per wafer exponentially increasing!! Bigger Wafer Diameter 150mm 200mm 300mm 450mm 2000 2005 2010 2015 1985 1990
More informationDesign Methodologies
Design Methodologies 1981 1983 1985 1987 1989 1991 1993 1995 1997 1999 2001 2003 2005 2007 2009 Complexity Productivity (K) Trans./Staff - Mo. Productivity Trends Logic Transistor per Chip (M) 10,000 0.1
More informationChapter 0 Introduction
Chapter 0 Introduction Jin-Fu Li Laboratory Department of Electrical Engineering National Central University Jhongli, Taiwan Applications of ICs Consumer Electronics Automotive Electronics Green Power
More informationSECTION 11 JTAG PORT
nc. SECTION JTAG PORT MOTOROLA DSP5662 User s Manual - nc.. INTRODUCTION....................................-3.2 JTAG PINS........................................-5.3 TAP CONTROLLER.................................-6.4
More informationBibliography. Measuring Software Reuse, Jeffrey S. Poulin, Addison-Wesley, Practical Software Reuse, Donald J. Reifer, Wiley, 1997.
Bibliography Books on software reuse: 1. 2. Measuring Software Reuse, Jeffrey S. Poulin, Addison-Wesley, 1997. Practical Software Reuse, Donald J. Reifer, Wiley, 1997. Formal specification and verification:
More informationA Strategy for Interconnect Testing in Stacked Mesh Network-on- Chip
2010 25th International Symposium on Defect and Fault Tolerance in VLSI Systems A Strategy for Interconnect Testing in Stacked Mesh Network-on- Chip Min-Ju Chan and Chun-Lung Hsu Department of Electrical
More informationParallelized Network-on-Chip-Reused Test Access Mechanism for Multiple Identical Cores
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 35, NO. 7, JULY 2016 1219 Parallelized Network-on-Chip-Reused Test Access Mechanism for Multiple Identical Cores Taewoo
More informationOrganization. 5.1 Semiconductor Main Memory. William Stallings Computer Organization and Architecture 6th Edition
William Stallings Computer Organization and Architecture 6th Edition Chapter 5 Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization 5.1 Semiconductor Main Memory
More informationPlatform for System LSI Development
Platform for System LSI Development Hitachi Review Vol. 50 (2001), No. 2 45 SOCplanner : Reducing Time and Cost in Developing Systems Tsuyoshi Shimizu Yoshio Okamura Yoshimune Hagiwara Akihisa Uchida OVERVIEW:
More informationDesign Solutions in Foundry Environment. by Michael Rubin Agilent Technologies
Design Solutions in Foundry Environment by Michael Rubin Agilent Technologies Presenter: Michael Rubin RFIC Engineer, R&D, Agilent Technologies former EDA Engineering Manager Agilent assignee at Chartered
More informationVLSI Design Automation
VLSI Design Automation IC Products Processors CPU, DSP, Controllers Memory chips RAM, ROM, EEPROM Analog Mobile communication, audio/video processing Programmable PLA, FPGA Embedded systems Used in cars,
More informationA Research Paper on Designing a TAP(Test Access Port)
A Research Paper on Designing a TAP(Test Access Port) 1 Mr. VISHWAS K. CHAUDHARY, 2 Mr. MANISH J. PATEL 1, 2 P. G. Students in M.E.(VLSI & ESD) Gujarat Technological University & Seer-Akademi Ahmedabad,
More informationMore Course Information
More Course Information Labs and lectures are both important Labs: cover more on hands-on design/tool/flow issues Lectures: important in terms of basic concepts and fundamentals Do well in labs Do well
More informationDesign and Optimization of Test Architecture for IP Cores on SoC Based on Multi-objective Genetic Algorithm
JOURNAL OF COMPUTERS, VOL. 8, NO. 2, FEBRUARY 2013 517 Design and Optimization of Test Architecture for IP Cores on SoC Based on Multi-obective Genetic Algorithm Enmin Tan Guilin University of Electronic
More informationQsys and IP Core Integration
Qsys and IP Core Integration Stephen A. Edwards (after David Lariviere) Columbia University Spring 2016 IP Cores Altera s IP Core Integration Tools Connecting IP Cores IP Cores Cyclone V SoC: A Mix of
More informationInternational Journal of Digital Application & Contemporary research Website: (Volume 1, Issue 7, February 2013)
Programmable FSM based MBIST Architecture Sonal Sharma sonal.sharma30@gmail.com Vishal Moyal vishalmoyal@gmail.com Abstract - SOCs comprise of wide range of memory modules so it is not possible to test
More informationBoundary Scan Implementation
OpenCORES s Boundary Scan Implementation Abstract This document describes Boundary Scan Implementation (software and hardware solution. It is fully IEEE 1149.1 compliant. Date : August 6, 2000 Version:
More informationEE282 Computer Architecture. Lecture 1: What is Computer Architecture?
EE282 Computer Architecture Lecture : What is Computer Architecture? September 27, 200 Marc Tremblay Computer Systems Laboratory Stanford University marctrem@csl.stanford.edu Goals Understand how computer
More information