TECHNOLOGY SYSTEM-LEVEL SIMULATION. S.P. Levitan and D.M. Chiarulli University of Pittsburgh, Pittsburgh, PA USA

Size: px
Start display at page:

Download "TECHNOLOGY SYSTEM-LEVEL SIMULATION. S.P. Levitan and D.M. Chiarulli University of Pittsburgh, Pittsburgh, PA USA"

Transcription

1 MULTI-LEVEL LEVEL MIXED- TECHNOLOGY SYSTEM-LEVEL SIMULATION S.P. Levitan and D.M. Chiarulli University of Pittsburgh, Pittsburgh, PA USA

2 Collaborators and Support Jose A. Martinez, Mark Kahrs, Jason Bakos,, Craig Windish,, Jason Boles, Dave Reed University of Pittsburgh Timothy P. Kurzweg Drexel University John Hansson,, Michael Wiesser Schott Fiber Optics Charles Kuznia Peregrine Semiconductor National Science Foundation, DARPA, AFOSR, Schott Fiber Optics

3 Motivation: CAD for Mixed-Signal Multi- Domain Systems Next generation micro-systems will utilize multiple technologies to perform sensing, computing, control, communications,, and actuation tasks for diverse applications. Electronics vlsi.stanford.edu/smart_memories/testchips.html + The design and analysis of these systems is challenging: spanning multiple technologies, energy domains, length, and time-scales in a tightly coupled but heterogeneous micro- system Chatoyant Multi Domain System Simulator Performs end to end system level simulations Analyzes performance of novel multi-technology technology microsystems Optics + Micromechanics Research.htm

4 Multi-Domain & Multi-Level Tools Domains Optics Opto-Electronics Electronics Micro-Mechanics Packaging Abstraction Levels System Performance System Behavior Component Chatoyant simulation backbone Simulation & Evaluation Tools Synthesis & Extraction Physics

5 Evaluation / Simulation Choices HW/SW New(obj2); Performance Evaluation Discrete Event Simulation Functions After 10 ns; ODE Solvers PDE Solvers Components Choices: Co-simulation Reduced order models Back-end simulation More detailed models at higher levels Multi-level simulation Multi-granularity simulation Elements Physics

6 System Level Multi-Domain Modeling Partition the system into components Approach reflects hierarchy reduces complexity provides technology based interfaces Capture the interaction between components by a discrete event model (multi-domain energy signals) Optical, Electrical, Mechanical, etc. x(t) F 1 (x 1,s 1,t) x(t) F 3 (x 3,s 3,t) F 2 (x 2,s 2,t) Model the dynamics of the multi- domain components by a set of piecewise linear ODEs for each of the elements in the component E 1 E 2 E4 E 2 E 1 E 3 F(x,s,t) t Perform full system simulation in minutes vs. hours (or days) E 5 E 4

7 Piecewise Linear Fast Solver Modified Nodal Analysis MNA composition In Component Linear Non-linear MNA template g u Piecewise model Linear solver (s domain) Out Nodal Analysis (Template based formulation) : Support for: Electronics Full Spectre/Spice Netlists Mechanics Structural Netlists

8 Piecewise Linear Mechanical Models General motion equation for a mechanical structure [ M ][ U& ] + [ B][ U& ] + [ K][ U ] = F Reduction to standard ODE form applying Duncan s s state transformation 0 M U& M 0 U& 0 = F M B + U K U I & 0 Templates for every basic element (e.g. beam, plate) X U& = ; [ Mb] X& + [ Mk] X U = [ Ε] F

9 Chatoyant Mechanical Models Beams Two Nodes, 6 DOF per node Euler - Bernoulli Beam Equations Plates Four Nodes, 6 DOF per node Kirchoff Thin Plate Equations Beam Element Plate Element u 8 u 11 u 10 u 7 u 10 u 11 u 12 u 9 u 18 u 17 u 16 u 4 u u 21 6 u 3 u u5 19 u 2 u 20 u 1 u 5 u 4 u 6 u 3 u 15 u 9 u 14 u 13 u 2 u 1 u 24 u 22 u 12 u 8 u23 u 7

10 Linearizing Multivariable Functions u 2 u 3 u 3 F(u 1,u 2,u 3 ) u 1 u 1 u 2 3D function Recursive decomposition into hypercubes Triangulate each hypercube into hyper-simplices I ds (ma) Vds(v) 2D (NMOS) Vgs(v)

11 Recursive Linearization of NMOS (BSIM-4)

12 (1) RF MEMS Switch System Electromechanical capacitance shunt switch designed for Low voltage actuation From University of Michigan RF Signal Center Capacitor Serpentine Springs Actuation Pad Coplanar Waveguide

13 System Simulation Model Electro-mechanical interactions Driving and signal voltages Mechanical switch Transmission lines Output Display DC Bias ~0 Square wave (100Hz 1.5KHz) Bias Switch Rf Input (40GHz) RF Switch Output Display

14 End to End Simulation Electrical response of switch operation ff pf Electro-mechanical response of switch RF Signal - Switch Actuation RF Switch Release

15 (2) GLV OMEM Projection Display System Prism Opto-Mechanical Interactions Lens GLV Screen Focal Plane Down ribbons Color Wheel Incident Reflected Reflected Incident Reflected Optical Input Up ribbons Ribbons 1/4 l O th Mode +1 st Mode +3 rd Mode Silicon Light Machines:

16 Speed / Fidelity Trade Offs Ribbon Flexure vs. Voltage 11 node model 128x128 meshed wavefront 512x512 meshed wavefront 41 node model Mesh 128x x512 Segments Mech Optical System Mech Optical System Seconds on a Dual Pentium 1.7GHz /Xeon with 4GB RAM

17 (3) OE-MCM Fiber Image Guide Optical Cross-Bar Switch Flip-chip bond VCSEL and detector chips to CMOS die Epoxy assembled elements to sides of image guide glass Bump-bond CMOS chips to PCB (supplies, electronic I/O) Chip 2 Chip 1 Chip 3

18 Analog/Digital Electronics and Optics 250 µm

19 Model Validation Optical input coupled to optic from VCSEL Output measured at test pin Single chip/single channel tested at 500MHz Bandwidth limitation due to signal source Test setup 500 MHz eye diagram Chatoyant Simulation

20 Conclusions System Level modeling Multi-domain, mixed-signal modeling is essential for complex multi-technology technology systems Verification of end-to to-end behavior provides feedback to system designer early in design flow Multi-Level (multi-scale) simulation provides enough accuracy and reduces complexity Piecewise linear solver supports speed/fidelity tradeoff for designer

Mixed-Technology System-Level Simulation

Mixed-Technology System-Level Simulation Mixed-Technology System-Level Simulation Steven P. Levitan 1, Jose A. Martinez, Timothy P. Kurzweg, Philippe J. Marchand* Donald M. Chiarulli University of Pittsburgh, Pittsburgh, PA, USA 15260 *Optical

More information

Kotura Analysis: WDM PICs improve cost over LR4

Kotura Analysis: WDM PICs improve cost over LR4 Kotura Analysis: WDM PICs improve cost over LR4 IEEE P802.3bm - 40 Gb/s & 100 Gb/s Fiber Optic Task Force Sept 2012 Contributors: Mehdi Asghari, Kotura Samir Desai, Kotura Arlon Martin, Kotura Recall the

More information

Packaging for parallel optical interconnects with on-chip optical access

Packaging for parallel optical interconnects with on-chip optical access Packaging for parallel optical interconnects with on-chip optical access I. INTRODUCTION Parallel optical interconnects requires the integration of lasers and detectors directly on the CMOS chip. In the

More information

OPTICAL PROPAGATION METHODS FOR SYSTEM-LEVEL MODELING OF OPTICAL MEM SYSTEMS. Timothy P. Kurzweg

OPTICAL PROPAGATION METHODS FOR SYSTEM-LEVEL MODELING OF OPTICAL MEM SYSTEMS. Timothy P. Kurzweg OPTICAL PROPAGATION METHODS FOR SYSTEM-LEVEL MODELING OF OPTICAL MEM SYSTEMS by Timothy P. Kurzweg B.S. in E. E., The Pennsylvania State University, 1994 M.S. in E. E., University of Pittsburgh, 1997 Submitted

More information

Optoelectronic Multi-Chip Modules Based on Imaging Fiber Bundle Structures

Optoelectronic Multi-Chip Modules Based on Imaging Fiber Bundle Structures Optoelectronic Multi-Chip Modules Based on Imaging Fiber Bundle Structures Donald M. Chiarulli a, Steven P. Levitan b, Matt Robinson c Departments of a Computer Science and b Electrical Engineering, University

More information

Tracker Optical Link Upgrade Options and Plans

Tracker Optical Link Upgrade Options and Plans Tracker Optical Link Upgrade Options and Plans K.K. Gan The Ohio State University July 19, 2005 K.K. Gan ATLAS Tracker Upgrade Workshop 1 Outline current pixel/strip opto-links lessons learned upgrade

More information

Irradiation Results and Transmission on Small Cables/Fiber

Irradiation Results and Transmission on Small Cables/Fiber Irradiation Results and Transmission on Small Cables/Fiber W. Fernando, K.K. Gan, A. Law, H.P. Kagan, R.D. Kass, A. Rau, S. Smith The Ohio State University M.R.M. Lebbai, P.L. Skubic University of Oklahoma

More information

Novel Methodology for Mid-Frequency Delta-I Noise Analysis of Complex Computer System Boards and Verification by Measurements

Novel Methodology for Mid-Frequency Delta-I Noise Analysis of Complex Computer System Boards and Verification by Measurements Novel Methodology for Mid-Frequency Delta-I Noise Analysis of Complex Computer System Boards and Verification by Measurements Bernd Garben IBM Laboratory, 7032 Boeblingen, Germany, e-mail: garbenb@de.ibm.com

More information

EECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration

EECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration 1 EECS 598: Integrating Emerging Technologies with Computer Architecture Lecture 10: Three-Dimensional (3D) Integration Instructor: Ron Dreslinski Winter 2016 University of Michigan 1 1 1 Announcements

More information

Accelerating Finite Element Analysis in MATLAB with Parallel Computing

Accelerating Finite Element Analysis in MATLAB with Parallel Computing MATLAB Digest Accelerating Finite Element Analysis in MATLAB with Parallel Computing By Vaishali Hosagrahara, Krishna Tamminana, and Gaurav Sharma The Finite Element Method is a powerful numerical technique

More information

Optic fiber cores. mirror. fiber radius. centerline FMF. FMF distance. mirror tilt vs. necessary angular precision (fiber radius = 2 microns) 1.

Optic fiber cores. mirror. fiber radius. centerline FMF. FMF distance. mirror tilt vs. necessary angular precision (fiber radius = 2 microns) 1. Comparative Study of 2-DOF Micromirrors for Precision Light Manipulation Johanna I. Young and Andrei M. Shkel Microsystems Laboratory, Department of Mechanical and Aerospace Engineering, University of

More information

Return Path Analog CATV Detector Modules. EPM 705 Series

Return Path Analog CATV Detector Modules. EPM 705 Series Return Path Analog CATV Detector Modules EPM 705 Series www.lumentum.com Data Sheet The EPM 705 series are high quality analog photodetectors designed for return path AM CATV applications. These coaxial

More information

Access PIN-TIA Receivers for 155 Mb/s and 622 Mb/s EDR 51xx Series

Access PIN-TIA Receivers for 155 Mb/s and 622 Mb/s EDR 51xx Series COMMUNICATIONS COMPONENTS Access PIN- Receivers for 55 Mb/s and 6 Mb/s EDR 5xx Series Applications Single mode 55 Mb/s (EDR 5x) and 6 Mb/s (EDR 55x) ATM receivers Campus network backbone - Add/drop multiplexers

More information

Prototype Opto Chip Results

Prototype Opto Chip Results Prototype Opto Chip Results K.K. Gan, H.P. Kagan, R.D. Kass, J. Moore, S. Smith The Ohio State University Nov 5, 2008 K.K. Gan ATLAS Tracker Upgrade Workshop 1 Outline Introduction VCSEL driver chip PIN

More information

Application Note. Pyramid Probe Cards

Application Note. Pyramid Probe Cards Application Note Pyramid Probe Cards Innovating Test Technologies Pyramid Probe Technology Benefits Design for Test Internal pads, bumps, and arrays High signal integrity Rf and DC on same probe card Small

More information

HFSS 14 Update for SI and RF Applications Markus Kopp Product Manager, Electronics ANSYS, Inc.

HFSS 14 Update for SI and RF Applications Markus Kopp Product Manager, Electronics ANSYS, Inc. HFSS 14 Update for SI and RF Applications Markus Kopp Product Manager, Electronics ANSYS, Inc. 1 ANSYS, Inc. September 21, Advanced Solvers: Finite Arrays with DDM 2 ANSYS, Inc. September 21, Finite Arrays

More information

By Joe Grimm, Business Development Manager, RFIC Switches, California Eastern Laboratories

By Joe Grimm, Business Development Manager, RFIC Switches, California Eastern Laboratories 4590 Patrick Henry Drive Santa Clara, CA 95054-1817 Telephone: (408) 988-3500 Facsimile: (408) 988-0279 CMOS RFIC Switches: Simple and inexpensive, the latest 2.5GHz versions pose a legitimate challenge

More information

Obsolete. Product Specification PE4210. Product Description. SPDT UltraCMOS RF Switch 10 MHz - 3 GHz Features Single 3-volt power supply

Obsolete. Product Specification PE4210. Product Description. SPDT UltraCMOS RF Switch 10 MHz - 3 GHz Features Single 3-volt power supply Product Description The PE421 UltraCMOS RF Switch is designed to cover a broad range of applications from 1 MHz to 3 GHz. This singlesupply switch integrates on-board CMOS control logic driven by a simple,

More information

3D Integration & Packaging Challenges with through-silicon-vias (TSV)

3D Integration & Packaging Challenges with through-silicon-vias (TSV) NSF Workshop 2/02/2012 3D Integration & Packaging Challenges with through-silicon-vias (TSV) Dr John U. Knickerbocker IBM - T.J. Watson Research, New York, USA Substrate IBM Research Acknowledgements IBM

More information

High performance HBM Known Good Stack Testing

High performance HBM Known Good Stack Testing High performance HBM Known Good Stack Testing FormFactor Teradyne Overview High Bandwidth Memory (HBM) Market and Technology Probing challenges Probe solution Power distribution challenges PDN design Simulation

More information

FCI-XXXA Large Active Area 970nm Si Monitor Photodiodes

FCI-XXXA Large Active Area 970nm Si Monitor Photodiodes FCI-XXXA Large Active Area 970nm Si Monitor Photodiodes FCI-020A and FCI-040A with active area sizes of 0.5mm and 1.0mm, are parts of OSI Optoelectronics s large active area IR sensitive Silicon detectors

More information

Quilt Packaging Microchip Interconnect Technology

Quilt Packaging Microchip Interconnect Technology Quilt Packaging Microchip Interconnect Technology 18 November 2012 Jason M. Kulick President, Co-Founder Indiana Integrated Circuits, LLC Overview Introduction to IIC Quilt Packaging (QP) Concept Electrical

More information

Lecture 20: Package, Power, and I/O

Lecture 20: Package, Power, and I/O Introduction to CMOS VLSI Design Lecture 20: Package, Power, and I/O David Harris Harvey Mudd College Spring 2004 1 Outline Packaging Power Distribution I/O Synchronization Slide 2 2 Packages Package functions

More information

Obsolete. Parameter Conditions Minimum Typical Maximum Units Insertion Loss. db 1000 MHz Isolation RFCommon to 50 MHz.

Obsolete. Parameter Conditions Minimum Typical Maximum Units Insertion Loss. db 1000 MHz Isolation RFCommon to 50 MHz. Product Description The PE4231 SPDT High Power UltraCMOS RF Switch is designed to cover a broad range of applications from DC to 1.3 GHz. This single-supply reflective switch integrates on-board CMOS control

More information

Advanced Surface Based MoM Techniques for Packaging and Interconnect Analysis

Advanced Surface Based MoM Techniques for Packaging and Interconnect Analysis Electrical Interconnect and Packaging Advanced Surface Based MoM Techniques for Packaging and Interconnect Analysis Jason Morsey Barry Rubin, Lijun Jiang, Lon Eisenberg, Alina Deutsch Introduction Fast

More information

Application of Multi-domain and Multi-language Cosimulation to an Optical MEM Switch Design

Application of Multi-domain and Multi-language Cosimulation to an Optical MEM Switch Design Application of Multi-domain and Multi-language Cosimulation to an Optical MEM Switch Design Abstract This paper presents the applicability of a cosimulation methodology based on an object-oriented simulation

More information

Chip/Package/Board Design Flow

Chip/Package/Board Design Flow Chip/Package/Board Design Flow EM Simulation Advances in ADS 2011.10 1 EM Simulation Advances in ADS2011.10 Agilent EEsof Chip/Package/Board Design Flow 2 RF Chip/Package/Board Design Industry Trends Increasing

More information

3.3 V, SILICON GERMANIUM MMIC WIDE BAND AMPLIFIER

3.3 V, SILICON GERMANIUM MMIC WIDE BAND AMPLIFIER DESCRIPTION BIPOLAR ANALOG INTEGRATED CIRCUIT PC3242TB 3.3 V, SILICON GERMANIUM MMIC WIDE BAND AMPLIFIER The PC3242TB is a silicon germanium monolithic integrated circuit designed as IF amplifier for DBS

More information

EE5780 Advanced VLSI CAD

EE5780 Advanced VLSI CAD EE5780 Advanced VLSI CAD Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 513 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee5780fall2013.html

More information

Wafer Probe card solutions

Wafer Probe card solutions Wafer Probe card solutions Innovative Solutions to Test Chips in the Semiconductor Industry Our long term experience in the electronic industry and our strong developing and process teams are inspired

More information

Part 2: Principles for a System-Level Design Methodology

Part 2: Principles for a System-Level Design Methodology Part 2: Principles for a System-Level Design Methodology Separation of Concerns: Function versus Architecture Platform-based Design 1 Design Effort vs. System Design Value Function Level of Abstraction

More information

Beyond Chip Stacking---Quilt Packaging Enabled 3D Systems

Beyond Chip Stacking---Quilt Packaging Enabled 3D Systems Beyond Chip Stacking---Quilt Packaging Enabled 3D Systems Jason Kulick, President & Co-Founder jason.kulick@indianaic.com 574-217-4612 (South Bend, IN) May 3, 2016 2016 New England IMAPS Symposium Presentation

More information

Radiation-Hard/High-Speed Parallel Optical Links

Radiation-Hard/High-Speed Parallel Optical Links Radiation-Hard/High-Speed Parallel Optical Links K.K. Gan, H. Kagan, R. Kass, J. Moore, D.S. Smith The Ohio State University P. Buchholz, M. Ziolkowski Universität Siegen July 3, 2013 K.K. Gan RD13 1 Outline

More information

Advanced Modeling and Simulation Strategies for Power Integrity in High-Speed Designs

Advanced Modeling and Simulation Strategies for Power Integrity in High-Speed Designs Advanced Modeling and Simulation Strategies for Power Integrity in High-Speed Designs Ramachandra Achar Carleton University 5170ME, Dept. of Electronics Ottawa, Ont, Canada K1S 5B6 *Email: achar@doe.carleton.ca;

More information

Physical Design Implementation for 3D IC Methodology and Tools. Dave Noice Vassilios Gerousis

Physical Design Implementation for 3D IC Methodology and Tools. Dave Noice Vassilios Gerousis I NVENTIVE Physical Design Implementation for 3D IC Methodology and Tools Dave Noice Vassilios Gerousis Outline 3D IC Physical components Modeling 3D IC Stack Configuration Physical Design With TSV Summary

More information

Interconnect Challenges in a Many Core Compute Environment. Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp

Interconnect Challenges in a Many Core Compute Environment. Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp Interconnect Challenges in a Many Core Compute Environment Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp Agenda Microprocessor general trends Implications Tradeoffs Summary

More information

MMA043AA Datasheet 0.5 GHz 12 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier

MMA043AA Datasheet 0.5 GHz 12 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier MMA043AA Datasheet 0.5 GHz 12 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA:

More information

MAR2100 Maradin MEMS Drive & Control

MAR2100 Maradin MEMS Drive & Control Features Both Electro-magnetic and Electro-static actuators drivers 2D (Vertical and horizontal) capacitance sensing Programmable Gain and BW for sensing and control circuitry Capacitance calibration for

More information

Part 1 of 3 -Understand the hardware components of computer systems

Part 1 of 3 -Understand the hardware components of computer systems Part 1 of 3 -Understand the hardware components of computer systems The main circuit board, the motherboard provides the base to which a number of other hardware devices are connected. Devices that connect

More information

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Digital Integrated Circuits A Design Perspective Jan M. Rabaey Outline (approximate) Introduction and Motivation The VLSI Design Process Details of the MOS Transistor Device Fabrication Design Rules CMOS

More information

Quilt Packaging For Power Electronics

Quilt Packaging For Power Electronics Quilt Packaging For Power Electronics 21 March 2013 Jason M. Kulick President, Co-Founder Indiana Integrated Circuits, LLC Overview Introduction Quilt Packaging (QP) technology Concept Examples Advantages

More information

VCSEL-based solderable optical modules

VCSEL-based solderable optical modules 4th Symposium on Optical Interconnect for Data Centres VCSEL-based solderable optical modules Hideyuki Nasu FITEL Products Division Furukawa Electric Co., Ltd. H. Nasu/ FITEL Products Division, Furukawa

More information

Additional Slides for Lecture 17. EE 271 Lecture 17

Additional Slides for Lecture 17. EE 271 Lecture 17 Additional Slides for Lecture 17 Advantages/Disadvantages of Wire Bonding Pros Cost: cheapest packages use wire bonding Allows ready access to front side of die for probing Cons Relatively high inductance

More information

Calibrating Achievable Design GSRC Annual Review June 9, 2002

Calibrating Achievable Design GSRC Annual Review June 9, 2002 Calibrating Achievable Design GSRC Annual Review June 9, 2002 Wayne Dai, Andrew Kahng, Tsu-Jae King, Wojciech Maly,, Igor Markov, Herman Schmit, Dennis Sylvester DUSD(Labs) Calibrating Achievable Design

More information

AltaSens A5262-4T 4.5 Megapixel CMOS Image Sensor 0.18 µm IBM Process

AltaSens A5262-4T 4.5 Megapixel CMOS Image Sensor 0.18 µm IBM Process AltaSens A5262-4T 4.5 Megapixel CMOS Image Sensor 0.18 µm IBM Process Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning

More information

Progress Towards Low-Cost Compact Metric Adaptive Optics Systems

Progress Towards Low-Cost Compact Metric Adaptive Optics Systems Progress Towards Low-Cost Compact Metric Adaptive Optics Systems Justin D. Mansell, Brian Henderson, Brennen Wiesner, Robert Praus, and Steve Coy Active Optical Systems, LLC www.aos-llc.com 1 Outline Introduction

More information

Ting Wu, Chi-Ying Tsui, Mounir Hamdi Hong Kong University of Science & Technology Hong Kong SAR, China

Ting Wu, Chi-Ying Tsui, Mounir Hamdi Hong Kong University of Science & Technology Hong Kong SAR, China CMOS Crossbar Ting Wu, Chi-Ying Tsui, Mounir Hamdi Hong Kong University of Science & Technology Hong Kong SAR, China OUTLINE Motivations Problems of Designing Large Crossbar Our Approach - Pipelined MUX

More information

FABRICATION TECHNOLOGIES

FABRICATION TECHNOLOGIES FABRICATION TECHNOLOGIES DSP Processor Design Approaches Full custom Standard cell** higher performance lower energy (power) lower per-part cost Gate array* FPGA* Programmable DSP Programmable general

More information

Simulation Advances. Antenna Applications

Simulation Advances. Antenna Applications Simulation Advances for RF, Microwave and Antenna Applications Presented by Martin Vogel, PhD Application Engineer 1 Overview Advanced Integrated Solver Technologies Finite Arrays with Domain Decomposition

More information

TABLE OF CONTENTS PRODUCT DESCRIPTION CINCAM CCD TECHNICAL DATA SENSOR RESPONSE DIMENSIONS CINCAM CCD LARGE FORMAT TECHNICAL DATA SENSOR RESPONSE

TABLE OF CONTENTS PRODUCT DESCRIPTION CINCAM CCD TECHNICAL DATA SENSOR RESPONSE DIMENSIONS CINCAM CCD LARGE FORMAT TECHNICAL DATA SENSOR RESPONSE TABLE OF CONTENTS PRODUCT DESCRIPTION CINCAM CCD TECHNICAL DATA SENSOR RESPONSE DIMENSIONS CINCAM CCD LARGE FORMAT TECHNICAL DATA SENSOR RESPONSE DIMENSIONS CINCAM CMOS TECHNICAL DATA SENSOR RESPONSE DIMENSIONS

More information

Luxtera PN Silicon CMOS Photonic Chip Freescale 130 nm SOI CMOS Process

Luxtera PN Silicon CMOS Photonic Chip Freescale 130 nm SOI CMOS Process Luxtera PN1000001 Silicon CMOS Photonic Chip Process Review 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Process Review Some of the information in this

More information

Optical Interconnects: Trend and Applications

Optical Interconnects: Trend and Applications Optical Interconnects: Trend and Applications Yi-Jen Chan EOL, ITRI Wireless & Optical Communications conference 2008 April 23, 2008 OUTLINE Background and Motivation Trends of Optical Interconnects Technology

More information

ML-T-1550-FP-2G5 SERIES TECHNICAL SPECIFICATION

ML-T-1550-FP-2G5 SERIES TECHNICAL SPECIFICATION Document type: Document number: Version: Product specification TBD A1 Document name: ML-T-1550-FP-2G5 SERIES TECHNICAL SPECIFICATION Author: Reviewer: Approver: Release date: Pages: Sippe Savpe Uuspe 12-Apr-05

More information

Analysis of Slanted Gratings for Lightguide Coupling

Analysis of Slanted Gratings for Lightguide Coupling Analysis of Slanted Gratings for Lightguide Coupling Abstract Slanted gratings are commonly used for coupling light into optical lightguides due to their high efficiency in a certain diffraction order.

More information

Parallel Circuit Simulation: How Good Can It Get? Andrei Vladimirescu

Parallel Circuit Simulation: How Good Can It Get? Andrei Vladimirescu Parallel Circuit Simulation: How Good Can It Get? Andrei Vladimirescu Overview Opportunities for Full-Chip Analog Verification Analog vs. Digital Design SPICE standard design tool for Analog and Mixed-Signal

More information

SPECIFICATION Of CMOS MEMS Analog Microphone. Model No.: JL-M2417

SPECIFICATION Of CMOS MEMS Analog Microphone. Model No.: JL-M2417 SPECIFICATION Of CMOS MEMS Analog Microphone ( RoHS Compliance ) : : ISSUED BY J.C 09-27-2012 CHECKED BY APPROVED BY Version 00 Pages 1 / 11 Revision History Version Description Date Author Approved 00

More information

Modeling and Verifying Mixed-Signal Designs with MATLAB and Simulink

Modeling and Verifying Mixed-Signal Designs with MATLAB and Simulink Modeling and Verifying Mixed-Signal Designs with MATLAB and Simulink Arun Mulpur, Ph.D., MBA Industry Group Manager Communications, Electronics, Semiconductors, Software, Internet Energy Production, Medical

More information

MEMS SENSOR FOR MEMS METROLOGY

MEMS SENSOR FOR MEMS METROLOGY MEMS SENSOR FOR MEMS METROLOGY IAB Presentation Byungki Kim, H Ali Razavi, F. Levent Degertekin, Thomas R. Kurfess 9/24/24 OUTLINE INTRODUCTION Motivation Contact/Noncontact measurement Optical interferometer

More information

Obsolete Parameter Conditions Minimum Typical Maximum Units

Obsolete Parameter Conditions Minimum Typical Maximum Units Product Description The PE4242 UltraCMOS RF Switch is designed to cover a broad range of applications from 1 MHz through 3 GHz. This reflective switch integrates on-board CMOS control logic with a low

More information

The Phase-2 ATLAS ITk Pixel Upgrade

The Phase-2 ATLAS ITk Pixel Upgrade The Phase-2 ATLAS ITk Pixel Upgrade T. Flick (University of Wuppertal) - on behalf of the ATLAS collaboration 14th Topical Seminar on Innovative Particle and Radiation Detectors () 03.-06. October 2016

More information

Advances in 3D Simulations of Chip/Package/PCB Co-Design

Advances in 3D Simulations of Chip/Package/PCB Co-Design Advances in 3D Simulations of Chip/Package/PCB Co-Design Richard Sjiariel, CST AG Co-design environment Signal Integrity and timing Thermal analysis and stress Power Integrity and noise analysis EMC/EMI

More information

Package (1C) Young Won Lim 3/20/13

Package (1C) Young Won Lim 3/20/13 Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published

More information

Wafer Probe card solutions

Wafer Probe card solutions Wafer Probe card solutions Innovative Solutions to Test Chips in the Semiconductor Industry Our long term experience in the electronic industry and our strong developing and process teams are inspired

More information

Keywords: Micromirror, MEMS, electrostatic torque, serpentine spring, restoring torque, coupled field analysis. 2. MICROMIRROR STRUCTURE AND DESIGN

Keywords: Micromirror, MEMS, electrostatic torque, serpentine spring, restoring torque, coupled field analysis. 2. MICROMIRROR STRUCTURE AND DESIGN Design and Analysis of the performance of a Torsional Micromirror for an Optical switching system Ajay A. Kardak *, Prasant Kumar Patnaik, T. Srinivas, Navakanta Bhat and A. Selvarajan National MEMS Design

More information

Package (1C) Young Won Lim 3/13/13

Package (1C) Young Won Lim 3/13/13 Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published

More information

Detector R&D at the LCFI Collaboration

Detector R&D at the LCFI Collaboration LCFI Overview Detector R&D at the LCFI Collaboration (Bristol U, Oxford U, Lancaster U, Liverpool U, RAL) Konstantin Stefanov on behalf of the LCFI collaboration LCWS2005, Stanford, 18-22 March 2005 Introduction

More information

Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation

Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Yuzhe Chen, Zhaoqing Chen and Jiayuan Fang Department of Electrical

More information

Preliminary Product Overview

Preliminary Product Overview Preliminary Product Overview Features 1.0 A per channel / 3.0 A Total Current Maximum Voltage (AC or DC): +150 V Low On-State Resistance < 1.0 Ω 10 GΩ Input to Output Isolation < 10us Switching Time High

More information

LX3044/LX3045/LX Gbs GaAs PIN PHOTODIODE AND PHOTODIODE ARRAY

LX3044/LX3045/LX Gbs GaAs PIN PHOTODIODE AND PHOTODIODE ARRAY LX3044/LX3045/LX3046 10Gbs GaAs PIN PHOTODIODE AND PHOTODIODE ARRAY Manufactured by: Microsemi Integrated Products Garden Grove, CA Telephone: 714-898-8121 More than solutions enabling possibilities INTRODUCTION

More information

Progress of the Thomson Scattering Experiment on HSX

Progress of the Thomson Scattering Experiment on HSX Progress of the Thomson Scattering Experiment on HSX K. Zhai, F.S.B. Anderson, D.T. Anderson HSX Plasma Laboratory, UW-Madison Bill Mason PSL, UW-Madison, The Thomson scattering system being constructed

More information

Quad Module Hybrid Development for the ATLAS Pixel Layer Upgrade

Quad Module Hybrid Development for the ATLAS Pixel Layer Upgrade Quad Module Hybrid Development for the ATLAS Pixel Layer Upgrade Lawrence Berkeley National Lab E-mail: kedunne@lbl.gov Maurice Garcia-Sciveres, Timon Heim Lawrence Berkeley National Lab, Berkeley, USA

More information

course outline basic principles of numerical analysis, intro FEM

course outline basic principles of numerical analysis, intro FEM idealization, equilibrium, solutions, interpretation of results types of numerical engineering problems continuous vs discrete systems direct stiffness approach differential & variational formulation introduction

More information

3SM201KMF0KB MEMS Microphone

3SM201KMF0KB MEMS Microphone Product Description The is a monolithic MEMS top performing miniature digital microphone based on CMOS foundry process. By integrating an acoustic transducer and an analog amplifier circuit followed by

More information

37 (19) - channel micromachined deformable mirror system: typical technical passport

37 (19) - channel micromachined deformable mirror system: typical technical passport F L E X I B L E Flexible Optical B.V. Adaptive Optics Optical Microsystems Wavefront Sensors O P T I C A L Oleg Soloviev Chief Scientist Röntgenweg 1 64 BD, Delft The Netherlands Tel: +31 1 1-4 Fax: +31

More information

Application Note. Fiber Alignment Using The HXP50 Hexapod PROBLEM BACKGROUND

Application Note. Fiber Alignment Using The HXP50 Hexapod PROBLEM BACKGROUND Fiber Alignment Using The HXP50 Hexapod PROBLEM The production of low-loss interconnections between two or more optical components in a fiber optic assembly can be tedious and time consuming. Interfacing

More information

Application Note. Fiber Alignment Using the HXP50 Hexapod PROBLEM BACKGROUND

Application Note. Fiber Alignment Using the HXP50 Hexapod PROBLEM BACKGROUND Fiber Alignment Using the HXP50 Hexapod PROBLEM The production of low-loss interconnections between two or more optical components in a fiber optic assembly can be tedious and time consuming. Interfacing

More information

New paradigm for MEMS+IC Co-development

New paradigm for MEMS+IC Co-development New paradigm for MEMS+IC Co-development MEMS 진보된스마트세상을만듭니다. Worldwide First MEMS+IC Co-development Solution New paradigm for MEMS+IC Co-development A New Paradigm for MEMS+IC Development MEMS design

More information

V DD Power supply voltage V. V I Voltage on any input -0.3 T ST T OP. PIN Input power (50Ω) 30 dbm V ESD

V DD Power supply voltage V. V I Voltage on any input -0.3 T ST T OP. PIN Input power (50Ω) 30 dbm V ESD Product Description The PE4239 UltraCMOS RF switch is designed to cover a broad range of applications from DC through 3. GHz. This reflective switch integrates on-board CMOS control logic with a low voltage

More information

FPGA Programming Technology

FPGA Programming Technology FPGA Programming Technology Static RAM: This Xilinx SRAM configuration cell is constructed from two cross-coupled inverters and uses a standard CMOS process. The configuration cell drives the gates of

More information

1-Megabit (128K x 8) Low Voltage Paged Parallel EEPROMs AT28LV010

1-Megabit (128K x 8) Low Voltage Paged Parallel EEPROMs AT28LV010 BDTIC www.bdtic.com/atmel Features Single 3.3V ± 10% Supply Fast Read Access Time 200 ns Automatic Page Write Operation Internal Address and Data Latches for 128 Bytes Internal Control Timer Fast Write

More information

File: 'ReportV37P-CT89533DanSuo.doc' CMPEN 411, Spring 2013, Homework Project 9 chip, 'Tiny Chip' fabricated through MOSIS program

File: 'ReportV37P-CT89533DanSuo.doc' CMPEN 411, Spring 2013, Homework Project 9 chip, 'Tiny Chip' fabricated through MOSIS program MOSIS Chip Test Report Dan Suo File: 'ReportV37P-CT89533DanSuo.doc' CMPEN 411, Spring 2013, Homework Project 9 chip, 'Tiny Chip' fabricated through MOSIS program Technology: 0.5um CMOS, ON Semiconductor

More information

Simulation Advances for RF, Microwave and Antenna Applications

Simulation Advances for RF, Microwave and Antenna Applications Simulation Advances for RF, Microwave and Antenna Applications Bill McGinn Application Engineer 1 Overview Advanced Integrated Solver Technologies Finite Arrays with Domain Decomposition Hybrid solving:

More information

PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012

PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012 PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012 PSEC-4 ASIC: design specs LAPPD Collaboration Designed to sample & digitize fast pulses (MCPs): Sampling rate capability > 10GSa/s Analog bandwidth

More information

MMA044AA Datasheet 6 GHz 18 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier

MMA044AA Datasheet 6 GHz 18 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier MMA044AA Datasheet 6 GHz 18 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA:

More information

CMOS Photonic Processor-Memory Networks

CMOS Photonic Processor-Memory Networks CMOS Photonic Processor-Memory Networks Vladimir Stojanović Integrated Systems Group Massachusetts Institute of Technology Acknowledgments Krste Asanović, Rajeev Ram, Franz Kaertner, Judy Hoyt, Henry Smith,

More information

Topological Routing to Maximize Routability for Package Substrate

Topological Routing to Maximize Routability for Package Substrate Topological Routing to Maximize Routability for Package Substrate Speaker: Guoqiang Chen Authors: Shenghua Liu, Guoqiang Chen, Tom Tong Jing, Lei He, Tianpei Zhang, Robby Dutta, Xian-Long Hong Outline

More information

Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process

Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process 2.1 Introduction Standard CMOS technologies have been increasingly used in RF IC applications mainly

More information

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation C. Chastang, A. Amédéo V. Poisson, P. Grison, F. Demuynck C. Gautier, F. Costa Thales Communications &

More information

3D Technologies For Low Power Integrated Circuits

3D Technologies For Low Power Integrated Circuits 3D Technologies For Low Power Integrated Circuits Paul Franzon North Carolina State University Raleigh, NC paulf@ncsu.edu 919.515.7351 Outline 3DIC Technology Set Approaches to 3D Specific Power Minimization

More information

A Fine Pitch MEMS Probe Card with Built in Active Device for 3D IC Test

A Fine Pitch MEMS Probe Card with Built in Active Device for 3D IC Test 3000.0 2500.0 2000.0 1500.0 1000.0 500.0 0.00-500.0-1000.0-1500.0 OSCILLOSCOPE Design file: MSFT DIFF CLOCK WITH TERMINATORREV2.FFS Designer: Microsoft HyperLynx V8.0 Comment: 650MHz at clk input, J10,

More information

How to Simulate and Optimize Integrated Optical Components. Lumerical Solutions, Inc.

How to Simulate and Optimize Integrated Optical Components. Lumerical Solutions, Inc. How to Simulate and Optimize Integrated Optical Components Lumerical Solutions, Inc. Outline Introduction Integrated optics for on-chip communication Impact on simulation Simulating planar devices Simulation

More information

Package level Interconnect Options

Package level Interconnect Options Package level Interconnect Options J.Balachandran,S.Brebels,G.Carchon, W.De Raedt, B.Nauwelaers,E.Beyne imec 2005 SLIP 2005 April 2 3 Sanfrancisco,USA Challenges in Nanometer Era Integration capacity F

More information

IMEC CORE CMOS P. MARCHAL

IMEC CORE CMOS P. MARCHAL APPLICATIONS & 3D TECHNOLOGY IMEC CORE CMOS P. MARCHAL OUTLINE What is important to spec 3D technology How to set specs for the different applications - Mobile consumer - Memory - High performance Conclusions

More information

Multi-Core Microprocessor Chips: Motivation & Challenges

Multi-Core Microprocessor Chips: Motivation & Challenges Multi-Core Microprocessor Chips: Motivation & Challenges Dileep Bhandarkar, Ph. D. Architect at Large DEG Architecture & Planning Digital Enterprise Group Intel Corporation October 2005 Copyright 2005

More information

PSMC Roadmap For Integrated Photonics Manufacturing

PSMC Roadmap For Integrated Photonics Manufacturing PSMC Roadmap For Integrated Photonics Manufacturing Richard Otte Promex Industries Inc. Santa Clara California For the Photonics Systems Manufacturing Consortium April 21, 2016 Meeting the Grand Challenges

More information

ECE 261: Full Custom VLSI Design

ECE 261: Full Custom VLSI Design ECE 261: Full Custom VLSI Design Prof. James Morizio Dept. Electrical and Computer Engineering Hudson Hall Ph: 201-7759 E-mail: jmorizio@ee.duke.edu URL: http://www.ee.duke.edu/~jmorizio Course URL: http://www.ee.duke.edu/~jmorizio/ece261/261.html

More information

Virtual & Mixed Reality > Near-Eye Displays. Light Propagation through Waveguide with In- & Outcoupling Surface Gratings

Virtual & Mixed Reality > Near-Eye Displays. Light Propagation through Waveguide with In- & Outcoupling Surface Gratings Virtual & Mixed Reality > Near-Eye Displays Light Propagation through Waveguide with In- & Outcoupling Surface Gratings Task/System Illustration glass plate with in- & outcoupling surface gratings point

More information

Circuits Multi Projets

Circuits Multi Projets Circuits Multi Projets MPW Services Center for IC / MEMS Prototyping http://cmp.imag.fr Grenoble France CMP annual users meeting, 4 Feb. 2016, PARIS STMicroelectronics Standard Technology offers at CMP

More information

Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools

Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools Shamik Das, Anantha Chandrakasan, and Rafael Reif Microsystems Technology Laboratories Massachusetts Institute of Technology

More information

PAT9125EL: Optical Tracking Miniature Chip

PAT9125EL: Optical Tracking Miniature Chip PAT9125EL: General Description The PAT9125EL is PixArt Imaging s low power optical tracking miniature chip using PixArt s LASER-based optical navigation technology enabling digital surface tracking. It

More information