Silicon Photonics System Integration by Ultra High Precision Photonic Packaging Techniques
|
|
- Martha Montgomery
- 5 years ago
- Views:
Transcription
1 Silicon Photonics System Integration by Ultra High Precision Photonic Packaging Techniques Dr. Henning Schröder, Fraunhofer IZM Dr. Henning Schröder Fraunhofer IZM, Berlin fon: , fax:
2 Outlook Motivation: More than Moore! Challenges Small form factor Sub micron assembly precission Fiber coupling Out of plane coupling using grating couplers Butt coupling using tapered waveguide structures Automation capabilities Summary
3 More than Moore ITRS roadmap update 2008: Optical interconnect on chip and chip to chip within a SiP has been added as a volume technology in 2011
4 Trends in High Performance Computing (HPC) H.J.S. Dorren, P. Duan and O. Raz, COBRA Eindhoven Univ. of Technol., R. P. Luijten, IBM Research GmbH, Rüschlikon, Switzerland
5 Roadmap Copper Optics and Silicon Photonics Source: INTEL Dr. M. Paniccia
6 What is Silicon Photonics? Anthony (Tony) Lentine, Sandia National Labs, PO Box 5800, Albuquerque, NM 87185, Photonics West 2012
7 Silicon Photonics: CMOS Integration Anthony (Tony) Lentine, Sandia National Labs, PO Box 5800, Albuquerque, NM 87185, Photonics West 2012
8 The Problem The fiber-to-chip coupling problem. Optical fiber and nanophotonic SOI waveguide drawn on same scale. (a)grating coupler (b) inverted taper in SOI
9 Grating coupler Schematic of a conventional SOI grating coupler and its main design parameters. SEM image of fabricated gratings Schematic of the layout for the fabrication of the designed SOI grating couplers.
10 Alignment Setup Scheme of the measurement setup.
11 Passive optical chip chip assembly on fiber array
12 Grating coupler a b c Optical micrograph (a) top, (b) front and (c) side views of the SOI chip with the fiber array taken during the alignment procedure..
13 Alignment Setup
14 Passive optical chip before capping
15 Passive optical chip after capping
16 Generic Silicon Photonics Packaging Test bed: g-pack Generic silicon photonics package 32 optical I/Os 64 electrical connections (LF) Suited also for testbed applications Standard PGA
17 Vertical to horizontal using grating couplers?! High profile packaging solution for silicon PICs with vertical coupling fiber array optical interconnection. Subassembly for orientation change. Legenda: a) fiber-array with in/out fibers, b) SOI component, c) ceramic or silicon substrate with metalisation lines and pads. Package design concept with a butterfly package.
18 ElectronicCMOS chip Final aspect of the designd packege concept with a butterfly package Photo on the final fabricated demonstrator. Submount detail of the designd packege concept
19 UV gluing of angled fiber arrays 8 Fiberarray Bond Pads
20 epixnet Silicon Photonic Chip coupling new coupling structure based on the inverted taper Group IV Photonics, th IEEE International Conference on SEM: V-Groove and waveguide SEM: 4 V-Groove
21 Experimental results Silicon- Chip V-Groove with Fibre Assembled with Hexapod Inverted taper Experimental and simulation results for TE polarization. Microscope: 2 V-Groove, 1 Fibre
22 Glass Packaging Concept glasspack TGV glass interposer Single-mode optical high-speed interconnects Platform for photonic integrated circuits (PIC) Embedded glass core layer in the electricaloptical circuit board (EOCB) Fiber Connector EOCB Interposer PIC Lens TGV Interlayer beam Mirror Waveguide Glass Panel Processing for Electrical and Optical Packaging H. Schröder, L. Brusberg, N. Arndt-Staufenbiel, J. Hofmann, S. Marx, Fraunhofer IZM, Berlin, Germany, Technische Universität Berlin, Germany, ECTC 2011 Laser Dia
23 Waveguide Process Flow Single Mode Waveguide Process Waveguide Circuit Design Waveguide Mask Process Waveguide Diffusion Process End-face Preparation Waveguide Characterization Waveguide Waveguide Microscope picture of end-face with two stimulated waveguides having pitch of 250 µm Insertion loss of 9cm waveguide sample
24 Sub-micron automated assembly Assembly unit (courtesy of ficontec GmbH) Pick-up-tool and HPLD during active alignment
25 Silicon Photonics Packaging at Fraunhofer IZM Out-of-plane coupling grating coupler In-of-plane coupling tapered waveguides Assembly Design Simulation passive and active sub-micron fiber coupling fibre lensing microoptical automated assembly SOI chip optical casting by nanodispensing application depending adhesive modification fiber array Optical characterisation of modules System test BERT 10GBit/s reliability test (Telecordia)
Packaging and Integration Technologies for Silicon Photonics. Dr. Peter O Brien, Tyndall National Institute, Ireland.
Packaging and Integration Technologies for Silicon Photonics Dr. Peter O Brien, Tyndall National Institute, Ireland. Opportunities for Silicon Photonics Stress Sensors Active Optical Cable 300 mm Silicon
More informationSilicon Photonics Session
Advanced automated packaging and testing equipment to allow high volume manufacturing Torsten Vahrenkamp Torsten.Vahrenkamp@ficontec.com Silicon Photonics Session www.ficontec.com Our mission / what we
More informationPublished in: Proceedings of the 18th Annual Symposium of the IEEE Photonics Benelux Chapter, November 2013, Technische Universiteit Eindhoven
Fabrication and characterization of a wet-etched InPbased vertical coupling mirror Lemos Alvares Dos Santos, R.M.; D'Agostino, D.; Soares, F.M.; Rabbani Haghighi, H.; Smit, M.K.; Leijtens, X.J.M. Published
More informationHeterogeneous Integration and the Photonics Packaging Roadmap
Heterogeneous Integration and the Photonics Packaging Roadmap Presented by W. R. Bottoms Packaging Photonics for Speed & Bandwidth The Functions Of A Package Protect the contents from damage Mechanical
More informationOptical Interconnects: Trend and Applications
Optical Interconnects: Trend and Applications Yi-Jen Chan EOL, ITRI Wireless & Optical Communications conference 2008 April 23, 2008 OUTLINE Background and Motivation Trends of Optical Interconnects Technology
More informationLaser Supported Fibre Array Alignment with Individual Fibre Fine Positioning
Laser Supported Fibre Array Alignment with Individual Fibre Fine Positioning J.H.C. van Zantvoort, S.G.L. Plukker, E.C.A. Dekkers, G.D. Khoe, A.M.J. Koonen and H. de Waardt COBRA Research Institute, Eindhoven
More informationSILICON PHOTONICS WAVEGUIDE AND ITS FIBER INTERCONNECT TECHNOLOGY. Jeong Hwan Song
SILICON PHOTONICS WAVEGUIDE AND ITS FIBER INTERCONNECT TECHNOLOGY Jeong Hwan Song CONTENTS Introduction of light waveguides Principals Types / materials Si photonics Interface design between optical fiber
More informationLuxtera PN Silicon CMOS Photonic Chip Freescale 130 nm SOI CMOS Process
Luxtera PN1000001 Silicon CMOS Photonic Chip Process Review 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Process Review Some of the information in this
More informationKotura Analysis: WDM PICs improve cost over LR4
Kotura Analysis: WDM PICs improve cost over LR4 IEEE P802.3bm - 40 Gb/s & 100 Gb/s Fiber Optic Task Force Sept 2012 Contributors: Mehdi Asghari, Kotura Samir Desai, Kotura Arlon Martin, Kotura Recall the
More informationOptical Engine? What s That?
JANUARY 28-31, 2013 SANTA CLARA CONVENTION CENTER Advances in Onboard Optical Interconnects: A New Generation of Miniature Optical Engines Marc Verdiell CTO Samtec Optical Group Samtec, Inc. 01/29/2013
More informationPLANAR LIGHTWAVE CIRCUITS FOR USE IN ADVANCED OPTICAL INSTRUMENTATION
PLANAR LIGHTWAVE CIRCUITS FOR USE IN ADVANCED OPTICAL INSTRUMENTATION AN ENABLENCE ARTICLE WRITTEN BY DR. MATT PEARSON, VP TECHNOLOGY & ASHOK BALAKRISHNAN, DIRECTOR OF PRODUCT DEVELOPMENT PUBLISHED IN
More informationPIC design across platforms. Ronald Broeke Bright Photonics
PIC design across platforms Ronald Broeke Bright Photonics OUTLINE Introduction PIC applications & designs MPW Materials & platforms Design modules PICs in Phoxtrot Design House for Photonics ICs Custom
More informationOrganics in Photonics: Opportunities & Challenges. Louay Eldada DuPont Photonics Technologies
Organics in Photonics: Opportunities & Challenges Louay Eldada DuPont Photonics Technologies Market Drivers for Organic Photonics Telecom Application Product Examples Requirements What Organics Offer Dynamic
More informationFabrication of highly precise fiber optical array products by use of laser based micro alignment
Fabrication of highly precise fiber optical array products by use of laser based micro alignment M. Zimmermann, L. Schaefer, M. Rank, M. Schmidt, S. Roth Bayerisches Laserzentrum GmbH, Konrad-Zuse-Str.
More informationApplication Note. Fiber Alignment Using The HXP50 Hexapod PROBLEM BACKGROUND
Fiber Alignment Using The HXP50 Hexapod PROBLEM The production of low-loss interconnections between two or more optical components in a fiber optic assembly can be tedious and time consuming. Interfacing
More informationApplication Note. Fiber Alignment Using the HXP50 Hexapod PROBLEM BACKGROUND
Fiber Alignment Using the HXP50 Hexapod PROBLEM The production of low-loss interconnections between two or more optical components in a fiber optic assembly can be tedious and time consuming. Interfacing
More informationFrom Majorca with love
From Majorca with love IEEE Photonics Society - Winter Topicals 2010 Photonics for Routing and Interconnects January 11, 2010 Organizers: H. Dorren (Technical University of Eindhoven) L. Kimerling (MIT)
More informationAIM Photonics: Manufacturing Challenges for Photonic Integrated Circuits
AIM Photonics: Manufacturing Challenges for Photonic Integrated Circuits November 16, 2017 Michael Liehr Industry Driving Force EXA FLOP SCALE SYSTEM Blades SiPh Interconnect Network Memory Stack HP HyperX
More informationOptoelectronic Multi-Chip Modules Based on Imaging Fiber Bundle Structures
Optoelectronic Multi-Chip Modules Based on Imaging Fiber Bundle Structures Donald M. Chiarulli a, Steven P. Levitan b, Matt Robinson c Departments of a Computer Science and b Electrical Engineering, University
More information3D Integration & Packaging Challenges with through-silicon-vias (TSV)
NSF Workshop 2/02/2012 3D Integration & Packaging Challenges with through-silicon-vias (TSV) Dr John U. Knickerbocker IBM - T.J. Watson Research, New York, USA Substrate IBM Research Acknowledgements IBM
More informationSelf-Aligned Chip-to-Chip Optical Interconnections in Ultra-Thin 3D Glass Interposers
Self-Aligned Chip-to-Chip Optical Interconnections in Ultra-Thin 3D Glass Interposers William Vis^, Bruce C. Chou, Venky Sundaram, and Rao Tummala 3D Systems Packaging Research Center, 813 Ferst Drive
More informationPackaging avancé pour les modules photoniques
I N S T I T U T D E R E C H E R C H E T E C H N O L O G I Q U E Packaging avancé pour les modules photoniques S. Bernabé, CEA-Leti Marc Epitaux, SAMTEC Workshop «Photonique sur Silicium, une rupture attendue»
More informationUBCx Phot1x: Silicon Photonics Design, Fabrication and Data Analysis
UBCx Phot1x: Silicon Photonics Design, Fabrication and Data Analysis Course Syllabus Table of Contents Course Syllabus 1 Course Overview 1 Course Learning Objective 1 Course Philosophy 1 Course Details
More informationPackaging for parallel optical interconnects with on-chip optical access
Packaging for parallel optical interconnects with on-chip optical access I. INTRODUCTION Parallel optical interconnects requires the integration of lasers and detectors directly on the CMOS chip. In the
More informationSilicon Based Packaging for 400/800/1600 Gb/s Optical Interconnects
Silicon Based Packaging for 400/800/1600 Gb/s Optical Interconnects The Low Cost Solution for Parallel Optical Interconnects Into the Terabit per Second Age Executive Summary White Paper PhotonX Networks
More informationPhotonics Integration in Si P Platform May 27 th Fiber to the Chip
Photonics Integration in Si P Platform May 27 th 2014 Fiber to the Chip Overview Introduction & Goal of Silicon Photonics Silicon Photonics Technology Wafer Level Optical Test Integration with Electronics
More informationOptoelectronic packaging: from challenges to solutions
Optoelectronic packaging: from challenges to solutions Seminar on Optical Packaging Alpnach Dorf Mai 16, 2012 Christian Bosshard CSEM Center Central Switzerland Challenges in optoelectronic packaging General
More informationEmbedded Power Dies for System-in-Package (SiP)
Embedded Power Dies for System-in-Package (SiP) D. Manessis, L. Boettcher, S. Karaszkiewicz, R.Patzelt, D. Schuetze, A. Podlasky, A. Ostmann Fraunhofer Institute for Reliability and Microintegration (IZM),
More informationHow to Simulate and Optimize Integrated Optical Components. Lumerical Solutions, Inc.
How to Simulate and Optimize Integrated Optical Components Lumerical Solutions, Inc. Outline Introduction Integrated optics for on-chip communication Impact on simulation Simulating planar devices Simulation
More informationTestbed experiment for SPIDER: A photonic integrated circuit-based interferometric imaging system
Testbed experiment for SPIDER: A photonic integrated circuit-based interferometric imaging system Katherine Badham, Alan Duncan, Richard L. Kendrick, Danielle Wuchenich, Chad Ogden, Guy Chriqui Lockheed
More informationNear Field Observation of a Refractive Index Grating and a Topographical Grating by an Optically Trapped Gold Particle
Near Field Observation of a Refractive Index Grating and a Topographical Grating by an Optically Trapped Gold Particle Hiroo UKITA and Hirotaka UEMI Ritsumeikan University, Kusatsu-shi, Shiga, 2 Japan
More informationGPX-3000 SERIES OPTICAL FIBER GLASS PROCESSORS
GPX-3000 SERIES OPTICAL FIBER GLASS PROCESSORS Glass Processing and Fusion Splicing for Standard and Large Fiber Diameters Strip Clean Cleave Splice Taper Recoat Test GPX-3000 Series For more than 23 years
More informationOpen access to photonic integration technologies
Open access to photonic integration technologies Academic and Industrial examples of photonic integrated circuits Katarzyna Ławniczuk k.lawniczuk@tue.nl What is photonic integration technology? multiple
More informationMEMS SENSOR FOR MEMS METROLOGY
MEMS SENSOR FOR MEMS METROLOGY IAB Presentation Byungki Kim, H Ali Razavi, F. Levent Degertekin, Thomas R. Kurfess 9/24/24 OUTLINE INTRODUCTION Motivation Contact/Noncontact measurement Optical interferometer
More informationNon-contact Test at Advanced Process Nodes
Chris Sellathamby, J. Hintzke, B. Moore, S. Slupsky Scanimetrics Inc. Non-contact Test at Advanced Process Nodes June 8-11, 8 2008 San Diego, CA USA Overview Advanced CMOS nodes are a challenge for wafer
More informationMore Course Information
More Course Information Labs and lectures are both important Labs: cover more on hands-on design/tool/flow issues Lectures: important in terms of basic concepts and fundamentals Do well in labs Do well
More informationAdding Curves to an Orthogonal World
Adding Curves to an Orthogonal World Extending the EDA Flow to Support Integrated Photonics Paul Double July 2018 Traditional IC Design BREXIT AHOY! Designers & tool developers have lived in a orthogonal
More informationMicro-Optics Benefits for Industry
Workshop on Micro-Optics Benefits for Industry 7 th April 2006 Photonics Europe Strasbourg, France Book of Abstracts NEMO Workshop "Micro-Optics for Industry", April 7, 2006, Strasbourg Program Time Title
More informationHigh Precision Positioning and Motion Control on Silicon Photonics Alignment Applications Hevin Yu
High Precision Positioning and Motion Control on Silicon Photonics Alignment Applications Hevin Yu SURUGA SEIKI Taiwan Branch / Senior manager Agenda Applications and Market Trends on Silicon Photonics
More informationIntroduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN
1 Introduction The evolution of integrated circuit (IC) fabrication techniques is a unique fact in the history of modern industry. The improvements in terms of speed, density and cost have kept constant
More informationAltaSens A5262-4T 4.5 Megapixel CMOS Image Sensor 0.18 µm IBM Process
AltaSens A5262-4T 4.5 Megapixel CMOS Image Sensor 0.18 µm IBM Process Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning
More informationVirtuoso - Enabled EPDA framework AIM SUNY Process
Virtuoso - Enabled EPDA framework AIM SUNY Process CADENCE, LUMERICAL, PHOENIX SOFTWARE Driven by our customers Cadence is the leader with Virtuoso custom design platform for electronics custom and mixed
More informationDEPARTMENT WAFER LEVEL SYSTEM INTEGRATION
FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION ALL SILICON SYSTEM INTEGRATION DRESDEN ASSID ALL SILICON SYSTEM INTEGRATION DRESDEN FRAUNHOFER IZM-ASSID
More informationHigh Speed Optical Link Based on Integrated Silicon Photonics
High Speed Optical Link Based on Integrated Silicon Photonics Dr. Haisheng Rong Photonics Research Lab Intel Corporation www.intel.com/go/sp PKU, Summer School July 04, 2012 Agenda Motivation Electronic
More informationVCSEL-based solderable optical modules
4th Symposium on Optical Interconnect for Data Centres VCSEL-based solderable optical modules Hideyuki Nasu FITEL Products Division Furukawa Electric Co., Ltd. H. Nasu/ FITEL Products Division, Furukawa
More informationMARKET PERSPECTIVE: SEMICONDUCTOR TREND OF 2.5D/3D IC WITH OPTICAL INTERFACES PHILIPPE ABSIL, IMEC
MARKET PERSPECTIVE: SEMICONDUCTOR TREND OF 2.5D/3D IC WITH OPTICAL INTERFACES PHILIPPE ABSIL, IMEC OUTLINE Market Trends & Technology Needs Silicon Photonics Technology Remaining Key Challenges Conclusion
More informationAchieve more with light.
Achieve more with light. Comprehensive suite of leading photonic design tools. Component Design Multiphysics Component Design Lumerical s highly integrated suite of component design tools is purposebuilt
More informationIntra Optical Data Center Interconnection Session 2: Debating Intra-DC solutions and Photonic Integration approaches
Intra Optical Data Center Interconnection Session 2: Debating Intra-DC solutions and Photonic Integration approaches Co-Organizer/Presider/Session Chair: Dr. Ioannis Tomkos Networks and Optical Communications
More informationThe Cornerstone Project:
The Cornerstone Project: UK Silicon Photonics Fabrication Capability based on DUV Photolithography Dr Stevan Stanković University of Southampton Outline Introduction What is CORNERSTONE? What is offered?
More informationEmbedded UTCP interposers for miniature smart sensors
Embedded UTCP interposers for miniature smart sensors T. Sterken 1,2, M. Op de Beeck 2, Tom Torfs 2, F. Vermeiren 1,2, C. Van Hoof 2, J. Vanfleteren 1,2 1 CMST (affiliated with Ugent and IMEC), Technologiepark
More informationNon-destructive, High-resolution Fault Imaging for Package Failure Analysis. with 3D X-ray Microscopy. Application Note
Non-destructive, High-resolution Fault Imaging for Package Failure Analysis with 3D X-ray Microscopy Application Note Non-destructive, High-resolution Fault Imaging for Package Failure Analysis with 3D
More informationASI Photoport TIRF Injector Instruction Manual
ASI Photoport TIRF Injector Instruction Manual Applied Scientific Instrumentation, Inc. 29391 W. Enid Rd. Eugene, OR 97402-9533 USA Phone: (800) 706-2284 (541) 461-8181 Fax: (541) 461-4018 Web: www.asiimaging.com
More informationReflex Photonics Inc. The Light on Board Company. Document #: LA Rev 3.1 June 2009 Slide 1
Reflex Photonics Inc. The Light on Board Company Document #: LA-970-063-00 Rev 3.1 June 2009 Slide 1 Reflex Photonics Inc. Who are we? Reflex designs and builds integrated parallel electrical-to-optical
More informationArea Array Probe Card Interposer. Raphael Robertazzi IBM Research 6/4/01. 6/4/01 IBM RESEARCH Page [1]
Area Array Probe Card Interposer Raphael Robertazzi IBM Research 6/4/01 6/4/01 IBM RESEARCH Page [1] Motivation: Outline Probe Cards for Testing Complex ICs in the Developmental Stage. Hand Wired Space
More informationSWAP DM: preliminary design and schematics of a DM for extreme adaptive optics
SWAP DM: preliminary design and schematics of a DM for extreme adaptive optics Funding: Teresa Kopf, M.Eng. Claudia Reinlein 1, Teresa Kopf 1, Andreas Kamm 1, Christoph Damm 1, Oliver Dietzel², Benjamin
More informationMode-Field Diameter and Spot Size Measurements of Lensed and Tapered Specialty Fibers
Mode-Field Diameter and Spot Size Measurements of Lensed and Tapered Specialty Fibers By Jeffrey L. Guttman, Ph.D., Director of Engineering, Ophir-Spiricon Abstract: The Mode-Field Diameter (MFD) and spot
More informationSIMULATION FOR ADVANCED MASK ALIGNER LITHOGRAPHY
SIMULATION FOR ADVANCED MASK ALIGNER LITHOGRAPHY Ulrich Hofmann, Daniel Ritter, Balint Meliorisz, Nezih Unal GenISys GmbH Germany Dr. Michael Hornung, Ralph Zoberbier SUSS MicroTec Lithography GmbH Germany
More informationOptical Interconnect Phase II Project
Optical Interconnect Phase II Project Definition Stage Status Update Brice Achkir/ Cisco, M.Immonen/ TTM Sep 9 th, 2015 Atlanta, US 1 Contents Introduction and scope Demonstrator overview Optical waveguide
More informationOptical Interconnect Project
Optical Interconnect Project Definition Stage Phase 2 Status Update Brice Achkir/ Cisco M.Immonen/ TTM May 27 th, 2015 Leamington Spa, United Kingdom 1 HDPUG Optical Interconnect Project HDP Optical Interconnect
More informationSUPPLEMENTARY INFORMATION
An integrated-nanophotonics polarization beamsplitter with 2.4 x 2.4µm 2 footprint Bing Shen, 1 Peng Wang, 1 Randy Polson, 2 and Rajesh Menon 1 1 Department of Electrical and Computer Engineering, University
More informationIntro to: Ultra-low power, ultra-high bandwidth density SiP interconnects
This work was supported in part by DARPA under contract HR0011-08-9-0001. The views, opinions, and/or findings contained in this article/presentation are those of the author/presenter
More informationCMPEN 411 VLSI Digital Circuits. Lecture 01: Introduction
CMPEN 411 VLSI Digital Circuits Kyusun Choi Lecture 01: Introduction CMPEN 411 Course Website link at: http://www.cse.psu.edu/~kyusun/teach/teach.html [Adapted from Rabaey s Digital Integrated Circuits,
More informationSilicon Photonics PDK Development
Hewlett Packard Labs Silicon Photonics PDK Development M. Ashkan Seyedi Large-Scale Integrated Photonics Hewlett Packard Labs, Palo Alto, CA ashkan.seyedi@hpe.com Outline Motivation of Silicon Photonics
More informationA 3-stage CLOS architecture for high-throughput optical packet switching
Invited Paper A 3-stage CLOS architecture for high-throughput optical packet switching H.J.S. Dorren, Nicola Calabretta and Oded Raz COBRA Research Institute, Eindhoven University of Technology, P.O. Box
More informationSupplementary Figure 1 Optimum transmissive mask design for shaping an incident light to a desired
Supplementary Figure 1 Optimum transmissive mask design for shaping an incident light to a desired tangential form. (a) The light from the sources and scatterers in the half space (1) passes through the
More informationD5.1: Packaging and fiber-pigtailing of the 2x2 optical interconnect router
ICT - Information and Communication Technologies Merging Plasmonics and Silicon Photonics Technology towards Tb/s routing in optical interconnects Collaborative Project Grant Agreement Number 249135 D5.1:
More informationActive Optical Cables. Dr. Stan Swirhun VP & GM, Optical Communications April 2008
Active Optical Cables Dr. Stan Swirhun VP & GM, Optical Communications April 2008 Supplier of Mixed Signal Products Supplier of Mixed Signal Communication Semiconductors, public $230M Medical Communications
More informationD5.2: Packaging and fiber-pigtailing of the 2 nd generation 2x2 optical interconnect router
ICT - Information and Communication Technologies Merging Plasmonics and Silicon Photonics Technology towards Tb/s routing in optical interconnects Collaborative Project Grant Agreement Number 249135 D5.2:
More informationPolymer Micro-Optics for Today s Compact Photonic Devices
Polymer Micro-Optics for Today s Compact Photonic Devices Lynn Dobosz - North America Sales & Business Development for the Opto-Electronic Systems business unit of the Optical Systems division of Jenoptik
More informationMarch 15-18, 2015 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 4
Proceedings March 15-18, 2015 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 4 2015 BiTS Workshop Image: BCFC/iStock Session 4 Rafiq Hussain Session Chair BiTS Workshop 2015 Schedule Performance
More informationJeff Kash, Dan Kuchta, Fuad Doany, Clint Schow, Frank Libsch, Russell Budd, Yoichi Taira, Shigeru Nakagawa, Bert Offrein, Marc Taubenblatt
IBM Research PCB Overview Jeff Kash, Dan Kuchta, Fuad Doany, Clint Schow, Frank Libsch, Russell Budd, Yoichi Taira, Shigeru Nakagawa, Bert Offrein, Marc Taubenblatt November, 2009 November, 2009 2009 IBM
More informationEE586 VLSI Design. Partha Pande School of EECS Washington State University
EE586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 1 (Introduction) Why is designing digital ICs different today than it was before? Will it change in
More informationAnalysis of Slanted Gratings for Lightguide Coupling
Analysis of Slanted Gratings for Lightguide Coupling Abstract Slanted gratings are commonly used for coupling light into optical lightguides due to their high efficiency in a certain diffraction order.
More informationTELECENTRIC LENSES INNOVATION STARTS HERE... Global Design & Support Rapid Prototyping Volume Manufacturing & Pricing
Edmund Optics BROCHURE TELECENTRIC LENSES INNOVATION STARTS HERE... Global Design & Support Rapid Prototyping Volume Manufacturing & Pricing Contact us for a Stock or Custom Quote Today! UK: +44 (0) 1904
More informationIncreasing laser processing efficiency using multibeam and tailored beam profiles
Increasing laser processing efficiency using multibeam and tailored beam profiles Ulrich Rädel TOPAG Lasertechnik GmbH, Darmstadt Overview Presentation of company Topag Increasing processing efficiency
More informationMMI reflectors with free selection of reflection to transmission ratio Kleijn, E.; Vries, de, T.; Ambrosius, H.P.M.M.; Smit, M.K.; Leijtens, X.J.M.
MMI reflectors with free selection of reflection to transmission ratio Kleijn, E.; Vries, de, T.; Ambrosius, H.P.M.M.; Smit, M.K.; Leijtens, X.J.M. Published in: Proceedings of the 15th Annual Symposium
More informationCongestion-Aware Power Grid. and CMOS Decoupling Capacitors. Pingqiang Zhou Karthikk Sridharan Sachin S. Sapatnekar
Congestion-Aware Power Grid Optimization for 3D circuits Using MIM and CMOS Decoupling Capacitors Pingqiang Zhou Karthikk Sridharan Sachin S. Sapatnekar University of Minnesota 1 Outline Motivation A new
More informationAltiumLive 2017: Novel Thermal Analysis Tool for Altium Designer
AltiumLive 2017: Novel Thermal Analysis Tool for Altium Designer Bernd Schröder Fraunhofer IZM, Berlin Munich October 24-25, 2017 Agenda 1 Fraunhofer Institute for Reliability and Microintegration IZM
More informationIntegrated Micro and Nano Photonic Systems for Peta scale Networking
Integrated Micro and Nano Photonic Systems for Peta scale Networking Prof. S. J. Ben Yoo, UC Davis Campus CITRIS Director yoo@ece.ucdavis.edu http://sierra.ece.ucdavis.edu http://citris.ucdavis.edu Tokyo,
More informationA Single Grating-lens Focusing Two Orthogonally Polarized Beams in Opposite Direction
, pp.41-45 http://dx.doi.org/10.14257/astl.2016.140.08 A Single Grating-lens Focusing Two Orthogonally Polarized Beams in Opposite Direction Seung Dae Lee 1 1* Dept. of Electronic Engineering, Namseoul
More informationSMAFTI Package Technology Features Wide-Band and Large-Capacity Memory
SMAFTI Package Technology Features Wide-Band and Large-Capacity Memory KURITA Yoichiro, SOEJIMA Koji, KAWANO Masaya Abstract and NEC Corporation have jointly developed an ultra-compact system-in-package
More informationNanoScale Storage Systems Inc.
NanoScale Storage Systems Inc. NanoTechnology for Hard Disk Drives Joe Straub 7100 Nanjemoy CT Falls Church VA 22046-3851 Phone: +1-703-241-0882 FAX: +1-703-241-0735 E-mail: joseph.straub@verizon.net Presented
More informationCMOS compatible highly efficient grating couplers with a stair-step blaze profile
CMOS compatible highly efficient grating couplers with a stair-step blaze profile Zhou Liang( ) a), Li Zhi-Yong( ) a), Hu Ying-Tao( ) a), Xiong Kang( ) a), Fan Zhong-Chao( ) b), Han Wei-Hua( ) b), Yu Yu-De
More informationOn Board Optical Interconnection A Joint Development Project Consortium. Terry Smith & John MacWilliams October 31, 2016
On Board Optical Interconnection A Joint Development Project Consortium Terry Smith & John MacWilliams October 31, 2016 Presentation Outline Executive Summary Issues in Board-Level Optical Interconnect
More informationCoherent Gradient Sensing Microscopy: Microinterferometric Technique. for Quantitative Cell Detection
Coherent Gradient Sensing Microscopy: Microinterferometric Technique for Quantitative Cell Detection Proceedings of the SEM Annual Conference June 7-10, 010 Indianapolis, Indiana USA 010 Society for Experimental
More informationChapter 6. Applications of CLC photonic crystals. Traditional liquid crystal displays use color filters to generate colors. However, only ~33% of
Chapter 6. Applications of CLC photonic crystals Yun Ho Kim 1. Flexible reflective display and dynamic reflector Traditional liquid crystal displays use color filters to generate colors. However, only
More information3D Hetero-Integration Technology for Future Automotive Smart Vehicle System
3D Hetero-Integration Technology for Future Automotive Smart Vehicle System Kangwook Lee, Ph.D Professor, NICHe, Tohoku University Deputy Director, Global INTegration Initiative (GINTI) Kangwook Lee, Tohoku
More informationThe Foundry-Packaging Partnership. Enabling Future Performance. Jon A. Casey. IBM Systems and Technology Group
The Foundry-Packaging Partnership Enabling Future Performance Jon A. Casey IBM Fellow IBM Systems and Technology Group 5/30/2013 2012 IBM Corporation Data growth will drive the new IT model Dimensions
More information12X Zoom. Incredible 12X (0.58-7X) magnification for inspection of a wider range of parts.
Incredible 12X (0.58-7X) magnification for inspection of a wider range of parts. Telecentric attachment gives you the world s first parfocal telecentric zoom lens with field coverage up to 50 mm. Increased
More informationExploiting Dark Silicon in Server Design. Nikos Hardavellas Northwestern University, EECS
Exploiting Dark Silicon in Server Design Nikos Hardavellas Northwestern University, EECS Moore s Law Is Alive And Well 90nm 90nm transistor (Intel, 2005) Swine Flu A/H1N1 (CDC) 65nm 45nm 32nm 22nm 16nm
More informationIntel: Driving the Future of IT Technologies. Kevin C. Kahn Senior Fellow, Intel Labs Intel Corporation
Research @ Intel: Driving the Future of IT Technologies Kevin C. Kahn Senior Fellow, Intel Labs Intel Corporation kp Intel Labs Mission To fuel Intel s growth, we deliver breakthrough technologies that
More informationinemi Roadmap Packaging and Component Substrates TWG
inemi Roadmap Packaging and Component Substrates TWG TWG Leaders: W. R. Bottoms William Chen Presented by M. Tsuriya Agenda Situation Everywhere in Electronics Evolution & Blooming Drivers Changing inemi
More informationHigh Versatility High Throughput Functional Testing. Robert Polster, David Calhoun, Keren Bergman
High Versatility High Throughput Functional Testing Robert Polster, David Calhoun, Keren Bergman Challenges of High-Throughput Functional Testing for Scalable Manufacturing Numerous Functional Applications
More informationPSMC Roadmap For Integrated Photonics Manufacturing
PSMC Roadmap For Integrated Photonics Manufacturing Richard Otte Promex Industries Inc. Santa Clara California For the Photonics Systems Manufacturing Consortium April 21, 2016 Meeting the Grand Challenges
More informationIntroduction to Integrated Photonic Devices
Introduction to Integrated Photonic Devices Class: Integrated Photonic Devices Time: Wed. 1:10pm ~ 3:00pm. Fri. 10:10am ~ 11:00am Classroom: 資電 106 Lecturer: Prof. 李明昌 (Ming-Chang Lee) Block Diagram of
More informationCary Fiber Optic Probes
Cary Fiber Optic Probes Fiber Optic Probes Use With Cary 50/60 Wavelength range 200-1100 nm Cary 100/300 Cary 50/60/100/300 Cary 4000/5000/6000i Fiber optic dip probe stainless steel body only Requires
More informationArticle 3D Topography Mask Aligner
Article 3D Topography Mask Aligner Lithography Simulation Ulrich Hofmann, Nezih Ünal GenISys GmbH 82024 Taufkirchen Germany Ralph Zoberbier SUSS MicroTec Lithography GmbH 85748 Garching Germany Ton Nellissen
More informationNokia N90 (Toshiba ET8EA3-AS) 2.0 Megapixel CMOS Image Sensor Process Review
November 21, 2005 Nokia N90 (Toshiba ET8EA3-AS) 2.0 Megapixel CMOS Image Sensor Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning
More informationStudy of 1x4 Optical Power Splitters with Optical Network
Study of 1x4 Optical Power Splitters with Optical Network Miss. Gayatri Y. Gurav 1, Prof. Maruti B. Limkar 2, Prof. Sanjay M. Hundiwale 3 1, 3 Dept. of Electronics and Telecommunication, ARMIET College
More informationWAVELENGTH MANAGEMENT
BEAM DIAGNOS TICS SPECIAL PRODUCTS OEM DETECTORS THZ DETECTORS PHOTO DETECTORS HIGH POWER SOLUTIONS POWER DETECTORS ENERGY DETECTORS MONITORS Camera Accessories WAVELENGTH MANAGEMENT UV CONVERTERS UV Converters
More information