The Cornerstone Project:
|
|
- Sabrina Davis
- 6 years ago
- Views:
Transcription
1 The Cornerstone Project: UK Silicon Photonics Fabrication Capability based on DUV Photolithography Dr Stevan Stanković University of Southampton
2 Outline Introduction What is CORNERSTONE? What is offered? MPW service calls Summary 2
3 Introduction Introduction What is CORNERSTONE? What is offered? MPW service calls Summary 3
4 Market predictions for silicon photonics Data Centres and High Performance Computing are expected to be major market for silicon photonics! But other applications will be interesting as well! Source: Silicon Photonics Report - Yole Développement. 4
5 Research & development in silicon photonics Academia heavily relies on e-beam lithography (EBL) for patterning E-beam lithography pros: superb resolution maskless lithography E-beam lithography cons: long writing times (fabrication bottleneck) not a standard industrial tool Link between academia and industry is needed: fabricate devices in an industrially-compatible way (i.e. based on DUV lithography) Multi Project Wafer (MPW) services offered by foundries: Designs submitted by multiple customers are made in one fabrication run (sharing design space on wafers/chips and fabrication costs) 5
6 Limitations of current MPW services MPW services in silicon photonics are offered by research foundries: Imec (Belgium), CEA-Leti (France), IHP (Germany), IME (Singapore),... MPW service pros: high yield sophisticated quality assurance (QA) access to component libraries MPW service cons: limited design flexibility long turnaround times (> 8 months) relatively high prices Can researchers have a dedicated MPW service that will give them back some design flexibility? 6
7 What is CORNERSTONE? Introduction What is CORNERSTONE? What is offered? MPW service calls Summary 7
8 CORNERSTONE - Overview CORNERSTONE: CAPABILITY FOR OPTOELECTRONICS, METAMATERIALS, NANOTECHNOLOGY AND SENSING EPSRC-funded project ( ) with a total budget of 3.2 million Goal: Vision: to establish silicon photonics fabrication capability that can support photonics research in the UK via MPW service to underpin photonics research in UK and support wide range of research activities, attracting both academic and commercial partners 8
9 CORNERSTONE - Partners Three UK universities involved: 1) University of Southampton (Prof. Graham Reed) Wafer-scale processing (DUV photolithography) 2) University of Glasgow (Prof. Marc Sorel) Chip-level processing (e-beam lithography) 3) University of Surrey (Prof. Jonathan England) Ion implantation 9
10 Equipment: DUV scanner Model: Nikon NSR-S204B Configured for 8 wafers Reduction ratio 1:4 Light source: KrF laser at 248nm Resolution: 180nm Depth of 180nm: 500nm Exposure field: 25mm x 33mm Lens NA: 0.68 Stepping precision (3s): < 25nm 10
11 DUV lithography: accompanying equipment TEL ACT-8 track Hitachi S8840 critical dimensions (CD) SEM KLA-Tencor 5200XP overlay metrology system Spin-coating, baking and postexposure development of wafers Post-development and postetching inspection tool Layer to layer alignment error inspection tool 11
12 Cleanroom facilities - Southampton E-beam lithography Contact lithography (i-line) Wet & dry etch systems Furnaces and RTA systems PECVD, LPCVD & ALD systems Thermal evaporation & RI sputtering systems CMP, wafer dicing,... Bonding: wafer, wire, flip-chip FIB, SEM, ellipsometry,... 12
13 Cleanroom facilities - Glasgow E-beam lithography (Vistec VB6 & Nanobeam nb5 systems ) Nanoimprint lithography Optical lithography (i-line) Thermal processing Wet & dry etch systems SEM, ellipsometry, profilometers,... 13
14 Facilities at Ion Beam Centre - Surrey External beam line Ion implantation: 2 MV high energy implanter 200 kv high current implanter 2 kev to 4 MeV implantation energy Ion beam analysis Processing & characterisation Focused ion beam facility 14
15 Fabrication capabilities passive devices Spectrometers Suspended waveguides M. Nedeljkovic et al., IEEE Photon. Technol. Lett., vol. 28, iss. 4, G. Z. Mashanovich et al., J. Sel. Top. Quantum Electron., vol. 21, iss. 4, Tuneable processor cores D. Pérez et al., Nat. Commun., vol.8, 636, Passives with heaters M. Nedeljkovic et al., IEEE Photon. Technol. Lett., vol. 26, pp ,
16 DUV lithography process development Grating couplers - FIB cross-section Grating couplers - SEM 16
17 DUV lithography process development Grating couplers - FIB cross-section Grating couplers - SEM Designed width: 315 nm Etched width: nm 17
18 E-beam lithography capabilities (Glasgow) Passives Passives with heaters M. Strain et al., IEEE Nat. Commun., vol. 5, 4856,
19 Modulator capabilities Cross-section MZI carrier-depletion modulators Eye diagram Top view microscope image 56 Gbit/s Advanced modulation techniques Input signal Output signal 112 Gbit/s PAM4 19
20 Integration capabilities CMOS driver chips Year Power Speed mw 30 Gb/s Power efficiency pj/bit Wire bonding Flip-chip bonding mw 40 Gb/s 6.63 pj/bit 33 mw at 22 Gb/s with ER of 3.03 db. 7mm D. Pérez et al., Nat. Commun., vol.8, 636,
21 What is offered? Introduction What is CORNERSTONE? What is offered? MPW service calls Summary 21
22 CORNERSTONE What is offered? Three SOI photonic platforms: 1) 220nm Si on 2mm BOX 2) 340nm Si on 2mm BOX 3) 500nm Si on 3mm BOX Passive devices fabrication runs: Waveguides, MUX, DEMUX, filters, heaters,... Active device fabrication runs: Modulators,... 22
23 CORNERSTONE What is offered? Three Si etch depths for each SOI platform: 1) Shallow etch step for grating couplers 2) Intermediate etch step for rib waveguides 3) Full etch (down to BOX) for strip waveguides Four implantation steps for active runs: Low and high doping levels for both n-type (phosphorous) and p-type (boron) implantation steps Metallisation layers and heaters: - Two metal layers for heater filament and contact pads - Metallisation for ohmic Si contacts 23
24 How can you benefit? Use CORNERSTONE MPW service for proof-ofprinciple designs and prototypes High-risk design chip-scale processing Low(er)-risk design wafer-scale processing (small-volume production possible) Perfect your design through iterations until it is ready for large-volume fabrication Chip-scale (Glasgow) Wafer-scale (Southampton) Bespoke Foundry Run 24
25 How it works? Download design rules and GDS template files from the CORNERSTONE website: Submit you design (GDSII file) on the same website (click on Mask submission link) before the deadline Technical support via Cost: Design area Active Devices Passive devices mm x 4.9 mm 35,000 TBC 5.6 mm x 2.9 mm 20,000 TBC - free of charge for the UK academia (until September 2019) 25
26 MPW service calls Introduction What is CORNERSTONE? What is offered? MPW service calls Summary 26
27 Previous MPW service calls - summary Three MPW fabrication runs have been announced and completed: 1) MPW #1 passive devices on 220nm SOI (deadline: 01/02/2017, delivered on 08/05/2017) 2) MPW #2 passive devices + heaters on 220 nm SOI (deadline: 30/06/2017, delivery this month) 3) MPW #3 passive devices on 500nm SOI (deadline: 28/07/2017, delivered on 27/09/2017) Breakdown of designs and customers: 1) MPW #1: 7 designs submitted, 4 external users from academia (University of Manchester, University of Bristol, UCL, University of St Andrews ) 2) MPW #2: 13 designs submitted, 5 external users (Oxford, Bristol, UCL, St Andrews, Cambridge) 3) MPW #3: 6 designs submitted, 2 external users (University of Bristol, University of Cambridge) 27
28 Current MPW call active devices Currently, the first call for active devices is active (MPW #4): 3 Si etch depths (70nm, 120nm and 220nm), 4 implantation steps, on a 220nm SOI platform Mask submission deadline: Friday 1 st December 2017 Expected delivery: by 27 th July 2018 Cost: free access to UK academia; for other customers: 20k for 5.6 x 4.9 mm 2 design space 35k for x 4.9 mm 2 design space Design rules available on the website: For all queries, cornerstone@soton.ac.uk 28
29 Active devices calls: Future MPW service calls tentative dates Call #9 220 nm SOI platform July 2018 Call # nm SOI platform January 2019 Passive devices calls: Call #5 340 nm SOI platform November 2017 Call #6 220 nm SOI platform January 2018 Call #7 500 nm SOI platform March 2018 Call #8 220 nm SOI platform May 2018 Call # nm SOI platform July 2018 Call # nm SOI platform September 2018 Call # nm SOI platform November
30 Summary Introduction What is CORNERSTONE? What is offered? MPW service calls Summary 30
31 CORNERSTONE - Summary CORNERSTONE MPW service is offered to customers both academic and commercial (free of charge for UK academia) DUV photolithography equipment is installed and process development is underway fabrication based on this capability will be offered in 2018 Long-term vision: Silicon photonics fabrication capability, developed within the CORNERSTONE project will underpin photonics research in UK (both in academia and industry) 31
32 CORNERSTONE Contacts & Websites Primary contact: (Professor Graham T. Reed) Technical contact: (Dr Callum Littlejohns and Dr Stevan Stanković) Technical contact at Glasgow: (Dr Graham Sharp) Administrative contact: CORNERSTONE website: University of Southampton: University of Glasgow: University of Surrey: 32
PIC design across platforms. Ronald Broeke Bright Photonics
PIC design across platforms Ronald Broeke Bright Photonics OUTLINE Introduction PIC applications & designs MPW Materials & platforms Design modules PICs in Phoxtrot Design House for Photonics ICs Custom
More informationPackaging and Integration Technologies for Silicon Photonics. Dr. Peter O Brien, Tyndall National Institute, Ireland.
Packaging and Integration Technologies for Silicon Photonics Dr. Peter O Brien, Tyndall National Institute, Ireland. Opportunities for Silicon Photonics Stress Sensors Active Optical Cable 300 mm Silicon
More informationFABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication
More informationMicraGEM-Si A flexible process platform for complex MEMS devices
MicraGEM-Si A flexible process platform for complex MEMS devices By Dean Spicer, Jared Crawford, Collin Twanow, and Nick Wakefield Introduction MicraGEM-Si is a process platform for MEMS prototyping and
More informationUBCx Phot1x: Silicon Photonics Design, Fabrication and Data Analysis
UBCx Phot1x: Silicon Photonics Design, Fabrication and Data Analysis Course Syllabus Table of Contents Course Syllabus 1 Course Overview 1 Course Learning Objective 1 Course Philosophy 1 Course Details
More informationAdding Curves to an Orthogonal World
Adding Curves to an Orthogonal World Extending the EDA Flow to Support Integrated Photonics Paul Double July 2018 Traditional IC Design BREXIT AHOY! Designers & tool developers have lived in a orthogonal
More information반도체공정 - 김원정. Lattice constant (Å)
반도체물리 - 반도체공정 - 김원정 Semiconductors Lattice constant (Å) 1 PN junction Transistor 2 Integrated circuit Integrated circuit originally referred to a miniaturized electronic circuit consisting of semiconductor
More informationTES Detectors (and SQUID Muxes) at NIST
TES Detectors (and SQUID Muxes) at NIST Gene Hilton Kent Irwin William Duncan National Institute of Standards and Technology Boulder, Colorado December 13, 2006 Quantum Sensors Project Jim Beall Randy
More informationStatus of PEMC Steve Arthur 8/18/2016
Status of PEMC Steve Arthur 8/18/2016 CNSE : Joe Piccirillo, PY Hung, Sean Valente, Tom Gorczyca GE : Ron Olson, Mike Hartig, Yang Sui, Andy Minnick, Matt Edmonds, Tim VandenBriel, Kevin Shatley, Justin
More informationPhotonics Integration in Si P Platform May 27 th Fiber to the Chip
Photonics Integration in Si P Platform May 27 th 2014 Fiber to the Chip Overview Introduction & Goal of Silicon Photonics Silicon Photonics Technology Wafer Level Optical Test Integration with Electronics
More informationApplications for Mapper technology Bert Jan Kampherbeek
Applications for Mapper technology Bert Jan Kampherbeek Co-founder & CEO Today s agenda Mapper technology Principles of operation Development status and performance Specification summary Mapper applications
More informationJoint Research with imec Belgium Targeting Measurement for 10-nm Generation
173 Corporations from around the world collaborate at imec on basic research into microelectronics and nanotechnology. Special Report Joint Research with imec Belgium Targeting Measurement for 10-nm Generation
More informationCMOS TECHNOLOGY- Chapter 2 in the Text
CMOS TECHOLOGY- Chapter 2 in the Text CMOS Technology- Chapter 2 We will describe a modern CMOS process flow. In the simplest CMOS technologies, we need to realize simply MOS and MOS transistors for circuits
More informationOpen access to photonic integration technologies
Open access to photonic integration technologies Academic and Industrial examples of photonic integrated circuits Katarzyna Ławniczuk k.lawniczuk@tue.nl What is photonic integration technology? multiple
More informationPublished in: Proceedings of the 18th Annual Symposium of the IEEE Photonics Benelux Chapter, November 2013, Technische Universiteit Eindhoven
Fabrication and characterization of a wet-etched InPbased vertical coupling mirror Lemos Alvares Dos Santos, R.M.; D'Agostino, D.; Soares, F.M.; Rabbani Haghighi, H.; Smit, M.K.; Leijtens, X.J.M. Published
More informationKotura Analysis: WDM PICs improve cost over LR4
Kotura Analysis: WDM PICs improve cost over LR4 IEEE P802.3bm - 40 Gb/s & 100 Gb/s Fiber Optic Task Force Sept 2012 Contributors: Mehdi Asghari, Kotura Samir Desai, Kotura Arlon Martin, Kotura Recall the
More informationAIM Photonics: Manufacturing Challenges for Photonic Integrated Circuits
AIM Photonics: Manufacturing Challenges for Photonic Integrated Circuits November 16, 2017 Michael Liehr Industry Driving Force EXA FLOP SCALE SYSTEM Blades SiPh Interconnect Network Memory Stack HP HyperX
More informationSilicon Photonics PDK Development
Hewlett Packard Labs Silicon Photonics PDK Development M. Ashkan Seyedi Large-Scale Integrated Photonics Hewlett Packard Labs, Palo Alto, CA ashkan.seyedi@hpe.com Outline Motivation of Silicon Photonics
More informationCLEAN ROOM TECHNOLOGY
CLEAN ROOM TECHNOLOGY Justin Mathew Applied Electronics and Instrumentation College Of Engineering, Trivandrum April 28, 2015 Justin Mathew (CET) Clean Room Technology April 28, 2015 1 / 18 Overview 1
More informationSilicon Photonics System Integration by Ultra High Precision Photonic Packaging Techniques
Silicon Photonics System Integration by Ultra High Precision Photonic Packaging Techniques Dr. Henning Schröder, Fraunhofer IZM Dr. Henning Schröder Fraunhofer IZM, Berlin fon: ++49 30 46403-277, fax:
More informationLuxtera PN Silicon CMOS Photonic Chip Freescale 130 nm SOI CMOS Process
Luxtera PN1000001 Silicon CMOS Photonic Chip Process Review 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Process Review Some of the information in this
More informationD5.2: Packaging and fiber-pigtailing of the 2 nd generation 2x2 optical interconnect router
ICT - Information and Communication Technologies Merging Plasmonics and Silicon Photonics Technology towards Tb/s routing in optical interconnects Collaborative Project Grant Agreement Number 249135 D5.2:
More informationEUV Lithography and Overlay Control
YMS Magazine DECEMBER 2017 EUV Lithography and Overlay Control Efi Megged, Mark Wylie and Cathy Perry-Sullivan L A-Tencor Corporation One of the key parameters in IC fabrication is overlay the accuracy
More informationLockheed Martin Nanosystems
Lockheed Martin Nanosystems National Nanotechnology Initiative at Ten: Nanotechnology Innovation Summit December 2010 Dr. Brent M. Segal Director & Chief Technologist, LM Nanosystems brent.m.segal@lmco.com
More informationEmbedded UTCP interposers for miniature smart sensors
Embedded UTCP interposers for miniature smart sensors T. Sterken 1,2, M. Op de Beeck 2, Tom Torfs 2, F. Vermeiren 1,2, C. Van Hoof 2, J. Vanfleteren 1,2 1 CMST (affiliated with Ugent and IMEC), Technologiepark
More informationCMOS compatible highly efficient grating couplers with a stair-step blaze profile
CMOS compatible highly efficient grating couplers with a stair-step blaze profile Zhou Liang( ) a), Li Zhi-Yong( ) a), Hu Ying-Tao( ) a), Xiong Kang( ) a), Fan Zhong-Chao( ) b), Han Wei-Hua( ) b), Yu Yu-De
More informationQuilt Packaging Microchip Interconnect Technology
Quilt Packaging Microchip Interconnect Technology 18 November 2012 Jason M. Kulick President, Co-Founder Indiana Integrated Circuits, LLC Overview Introduction to IIC Quilt Packaging (QP) Concept Electrical
More informationCircuitsMulti-Projets
From layout to chips CircuitsMulti-Projets MPW Services Center for ICs, Photonics & MEMS Prototyping & Low Volume Production mycmp.fr Grenoble - France From layout to chips STMicroelectronics Standard
More information3D Process Modeling - A Novel and Efficient Tool for MEMS Foundry Design Support
3D Process Modeling - A Novel and Efficient Tool for MEMS Foundry Design Support Gisbert Hölzer, Roy Knechtel X-FAB Semiconductor Foundries, AG Stephen Breit, Gerold Schropfer Coventor, Inc. Overview A
More informationAT&S Company. Presentation. 3D Component Packaging. in Organic Substrate. Embedded Component. Mark Beesley IPC Apex 2012, San Diego.
3D Component Packaging AT&S Company in Organic Substrate Presentation Embedded Component Mark Beesley IPC Apex 2012, San Diego www.ats.net Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13
More informationG450C Briefing and Supply Chain Collaboration on 450mm Transition. SEMI Northeast Forum Sept. 11,2013
G450C Briefing and Supply Chain Collaboration on 450mm Transition SEMI Northeast Forum Sept. 11,2013 G450C Background Building 450mm wafer / equipment development environment Consists of 5 member companies
More information3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA
3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA OUTLINE 3D Application Drivers and Roadmap 3D Stacked-IC Technology 3D System-on-Chip: Fine grain partitioning Conclusion
More informationDevelopment of innovative ALD materials for high density 3D integrated capacitors
Development of innovative ALD materials for high density 3D integrated capacitors Malte Czernohorsky General Trend: System miniaturization Integration of passive components Capacitors Inductors Resistors
More informationFST s status on EUV Pellicle & Inspection System Development
FST s status on EUV Pellicle & Inspection System Development OCT.04, 2015 EUV Pellicle TWG @ Imec, nl. Donwon Park FST (Korea) http://www.fstc.co.kr FST Business Segments Division Pellicle TCU (Temperature
More informationHigh Throughput Maskless Lithography
High Throughput Maskless Lithography Sokudo lithography breakfast forum July 14 th 2010 Bert Jan Kampherbeek, VP Market Development and co-founder Agenda MAPPER s Objective MAPPER s Status MAPPER s Roadmap
More informationMonolithic 3D Integration using Standard Fab & Standard Transistors. Zvi Or-Bach CEO MonolithIC 3D Inc.
Monolithic 3D Integration using Standard Fab & Standard Transistors Zvi Or-Bach CEO MonolithIC 3D Inc. 3D Integration Through Silicon Via ( TSV ), Monolithic Increase integration Reduce interconnect total
More informationWhat is a cleanroom? CMi cleanroom concept. CMi User Manual. Working in CMi cleanroom. Safety at CMi. Visit of the cleanroom
1 What is a cleanroom? CMi cleanroom concept CMi User Manual Working in CMi cleanroom Safety at CMi Visit of the cleanroom 2 3 What is a cleanroom? Continuous air supply through filters. Laminar flow top
More informationTilt-corrected stitching for electron beam lithography
Tilt-corrected stitching for electron beam lithography To appear in Microelectronic Engineering S Thoms* and D S Macintyre Nanoelectronics Research Centre, Department of Electronics and Electrical Engineering,
More informationInspection of imprint templates Sematech Lithography Workshop May, 2008
Inspection of imprint templates Sematech Lithography Workshop May, 2008 Mark McCord, Tony DiBiase, Bo Magyulan Ian McMackin*, Joe Perez*, Doug Resnick* * Outline Electron beam inspection of templates Optical
More informationMLI INTRODUCTION GUIDE. copyright reserved 2012 MLI
MLI INTRODUCTION GUIDE Table of Contents MLI, the Company Introduction of MLI Why MLI MLI Test Equipments Pellicle Introduction Pellicle Film Transmission Pellicle Mounting Tool MLI Quality System 3 4
More informationDirect Imaging Solutions for Advanced Fan-Out Wafer-Level and Panel-Level Packaging
Semicon Europe 2018 Direct Imaging Solutions for Advanced Fan-Out Wafer-Level and Panel-Level Packaging November 16, 2018 by Mark Goeke SCREEN SPE Germany GmbH 1 SCREEN Semiconductor s Target Market Target
More informationAgenda. Membership Status, Usage UCB Dept Trends. Web Page Highlights. New Equipment / Capabilities. FY 16/17 Rates Overview
Professor Ming C. Wu Dr. Bill Flounders Faculty Director Executive Director Agenda Membership Status, Usage UCB Dept Trends Web Page Highlights New Equipment / Capabilities FY 16/17 Rates Overview Summary
More informationPLANAR LIGHTWAVE CIRCUITS FOR USE IN ADVANCED OPTICAL INSTRUMENTATION
PLANAR LIGHTWAVE CIRCUITS FOR USE IN ADVANCED OPTICAL INSTRUMENTATION AN ENABLENCE ARTICLE WRITTEN BY DR. MATT PEARSON, VP TECHNOLOGY & ASHOK BALAKRISHNAN, DIRECTOR OF PRODUCT DEVELOPMENT PUBLISHED IN
More informationFACULTY OF ENGINEERING LAB SHEET. EOP3036 Fabrication and Packaging Technology TRIMESTER
FACULTY OF ENGINEERING LAB SHEET EOP3036 Fabrication and Packaging Technology TRIMESTER 2 2017-2018 FP2 Simulation of fabrication processes and modelling of photodiodes Notes: 1. Maximum of TWO students
More information9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :
9 rue Alfred Kastler - BP 10748-44307 Nantes Cedex 3 - France Phone : +33 (0) 240 180 916 - email : info@systemplus.fr - website : www.systemplus.fr October 2011 - Version 1 Written by: Romain FRAUX DISCLAIMER
More informationBank of America S-MID Cap Conference Boston, MA. March 26,2008
Bank of America S-MID Cap Conference Boston, MA March 26,2008 Safe Harbor Statement Safe Harbor Statement under the U.S. Private Securities Litigation Reform Act of 1995; certain matters in this presentation,
More informationHybrid On-chip Data Networks. Gilbert Hendry Keren Bergman. Lightwave Research Lab. Columbia University
Hybrid On-chip Data Networks Gilbert Hendry Keren Bergman Lightwave Research Lab Columbia University Chip-Scale Interconnection Networks Chip multi-processors create need for high performance interconnects
More informationFBR Capital Markets 12 th Annual Spring Investor Conference
FBR Capital Markets 12 th Annual Spring Investor Conference ASML continues to execute its leadership strategy Craig De Young VP Investor Relations and Corporate Communications New York City - May 28-29,
More informationSOI at the heart of the silicon photonics design. Arnaud Rigny, Business Development Manager Semicon Europa, TechArena
SOI at the heart of the silicon photonics design Arnaud Rigny, Business Development Manager Semicon Europa, TechArena Outline 1 Market demand for optical interconnect 2 Silicon on Insulator for optical
More informationBulk MEMS Layout 2017 Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Bulk MEMS Layout 2017 Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester,
More informationD5.1: Packaging and fiber-pigtailing of the 2x2 optical interconnect router
ICT - Information and Communication Technologies Merging Plasmonics and Silicon Photonics Technology towards Tb/s routing in optical interconnects Collaborative Project Grant Agreement Number 249135 D5.1:
More informationAIM Photonics Silicon Photonics PDK Overview. March 22, 2017 Brett Attaway
AIM Photonics Silicon Photonics PDK Overview March 22, 2017 Brett Attaway Silicon Photonics Process Design Kits (PDK) PDK 3 technologies, 2 major releases/year Full (active)- v1.0 available now Passive-
More informationSupporting information for: A highly directional room-temperature single. photon device
Supporting information for: A highly directional room-temperature single photon device Nitzan Livneh,, Moshe G. Harats,, Daniel Istrati, Hagai S. Eisenberg, and Ronen Rapaport,, Applied Physics Department,
More informationMARKET PERSPECTIVE: SEMICONDUCTOR TREND OF 2.5D/3D IC WITH OPTICAL INTERFACES PHILIPPE ABSIL, IMEC
MARKET PERSPECTIVE: SEMICONDUCTOR TREND OF 2.5D/3D IC WITH OPTICAL INTERFACES PHILIPPE ABSIL, IMEC OUTLINE Market Trends & Technology Needs Silicon Photonics Technology Remaining Key Challenges Conclusion
More informationPost-Process Process CMOS Front End Engineering With Focused Ion Beams
Post-Process Process CMOS Front End Engineering With Focused Ion Beams A. Lugstein 1, W. Brezna 1, B. Goebel 2, L. Palmetshofer 3, and E. Bertagnolli 1 1) Vienna University of Technology, Floragasse 7,
More informationSchematic creation of MOS field effect transistor.
Schematic creation of MOS field effect transistor. Gate electrode Drain electrode Source electrode Gate length Gate oxide A good reference is http://jas2.eng.buffalo.edu/applets/education/fab/nmos/nmos.html
More informationHow microprobing can attack encrypted memory
How microprobing can attack encrypted memory Sergei Skorobogatov http://www.cl.cam.ac.uk/~sps32 email: sps32@cam.ac.uk Introduction Hardware Security research since 1995 testing microcontrollers and smartcards
More informationFrom 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon. CEA. All rights reserved
From 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon Agenda Introduction 2,5D: Silicon Interposer 3DIC: Wide I/O Memory-On-Logic 3D Packaging: X-Ray sensor Conclusion
More informationThin n-in-p planar pixel modules for the ATLAS upgrade at HL-LHC
Thin n-in-p planar pixel modules for the ATLAS upgrade at HL-LHC A. Macchiolo, J. Beyer, A. La Rosa, R. Nisius, N. Savic Max-Planck-Institut für Physik, Munich 8 th International Workshop on Semiconductor
More informationHIGH QUALITY REFURBISHED EQUIPMENT
HIGH QUALITY REFURBISHED EQUIPMENT QUALITY RELIABILITY SERVICE Our Turn-Key Solutions Include: Professional Refurbishment Upgrades & Custom Enhancements Professional Installation & Training 3, 6, and 12
More informationSUPPLEMENTARY INFORMATION
An integrated-nanophotonics polarization beamsplitter with 2.4 x 2.4µm 2 footprint Bing Shen, 1 Peng Wang, 1 Randy Polson, 2 and Rajesh Menon 1 1 Department of Electrical and Computer Engineering, University
More informationReflectivity metrics for optimization of anti-reflection coatings on wafers with topography
Reflectivity metrics for optimization of anti-reflection coatings on wafers with topography Mark D. Smith, Trey Graves, John Biafore, and Stewart Robertson KLA-Tencor Corp, 8834 N. Capital of Texas Hwy,
More informationManufacturing Challenges for Lithography in the Textured Disc Paradigm. September 18 th, 2008 Babak Heidari
Manufacturing Challenges for Lithography in the Textured Disc Paradigm September 18 th, 2008 Babak Heidari Longitudinal Perpendicular Pattern media + HAMR 6,25 T/in 2 TDK: DTR 602 Gb/in 2 1 T/in 2 150
More information3D Detector Simulation with Synopsys TCAD
Journée de la simulation 17/6/2013 3D Detector Simulation with Synopsys TCAD V. Gkougkousis1,2, A. Lounis 1,2, N. Dinu 1, A. Bassalat 1,3 1. Laboratoire de L'accélérateur Linéaire 2. Université Paris-SUD
More informationZEISS Launches New High-resolution 3D X-ray Imaging Solutions for Advanced Semiconductor Packaging Failure Analysis
Press Release ZEISS Launches New High-resolution 3D X-ray Imaging Solutions for Advanced Semiconductor Packaging Failure Analysis New submicron and nanoscale XRM systems and new microct system provide
More informationHigh Speed Optical Link Based on Integrated Silicon Photonics
High Speed Optical Link Based on Integrated Silicon Photonics Dr. Haisheng Rong Photonics Research Lab Intel Corporation www.intel.com/go/sp PKU, Summer School July 04, 2012 Agenda Motivation Electronic
More informationOptimization of anisotropically etched silicon surface-relief gratings for substrate-mode optical interconnects
Optimization of anisotropically etched silicon surface-relief gratings for substrate-mode optical interconnects Shun-Der Wu, Thomas K. Gaylord, Jonathan S. Maikisch, and Elias N. Glytsis The optimum profiles
More informationScalable Computing Systems with Optically Enabled Data Movement
Scalable Computing Systems with Optically Enabled Data Movement Keren Bergman Lightwave Research Laboratory, Columbia University Rev PA1 2 Computation to Communications Bound Computing platforms with increased
More informationSILICON PHOTONICS WAVEGUIDE AND ITS FIBER INTERCONNECT TECHNOLOGY. Jeong Hwan Song
SILICON PHOTONICS WAVEGUIDE AND ITS FIBER INTERCONNECT TECHNOLOGY Jeong Hwan Song CONTENTS Introduction of light waveguides Principals Types / materials Si photonics Interface design between optical fiber
More informationHeterogeneous Integration and the Photonics Packaging Roadmap
Heterogeneous Integration and the Photonics Packaging Roadmap Presented by W. R. Bottoms Packaging Photonics for Speed & Bandwidth The Functions Of A Package Protect the contents from damage Mechanical
More informationLITHOGRAPHY CHALLENGES FOR LEADING EDGE 3D PACKAGING APPLICATIONS
LITHOGRAPHY CHALLENGES FOR LEADING EDGE 3D PACKAGING APPLICATIONS Warren W. Flack, Manish Ranjan, Gareth Kenyon, Robert Hsieh Ultratech, Inc. 3050 Zanker Road, San Jose, CA 95134 USA mranjan@ultratech.com
More informationCircuits Multi Projets
Circuits Multi Projets MPW Services Center for IC / MEMS Prototyping http://cmp.imag.fr Grenoble France CMP annual users meeting, 4 Feb. 2016, PARIS STMicroelectronics Standard Technology offers at CMP
More informationSamsung K9GAG08U0M-PCB0 16 Gbit Multi-Level Cell (MLC) 51 nm Process Technology NAND Flash Memory
Samsung K9GAG08U0M-PCB0 16 Gbit Multi-Level Cell (MLC) 51 nm Process Technology NAND Flash Memory Structural Analysis with Additional Layout Feature Analysis For comments, questions, or more information
More informationTransforming a Leading-Edge Microprocessor Wafer Fab into a World Class Silicon Foundry. Dr. Thomas de Paly
Transforming a Leading-Edge Microprocessor Wafer Fab into a World Class Silicon Foundry Dr. Thomas de Paly October 06, 2009 Opportunity Meets Vision Vision To be the first truly global semiconductor foundry,
More informationinemi Roadmap Packaging and Component Substrates TWG
inemi Roadmap Packaging and Component Substrates TWG TWG Leaders: W. R. Bottoms William Chen Presented by M. Tsuriya Agenda Situation Everywhere in Electronics Evolution & Blooming Drivers Changing inemi
More informationZEISS ForTune EUV Next Generation Wafer and Mask Tuning System
Product Information Interactive PDF internet-link video/animation Version 1.0 High performance Wafer and Mask Tuning system for EUV technology Applications & has been designed and built to support the
More informationBeyond Chip Stacking---Quilt Packaging Enabled 3D Systems
Beyond Chip Stacking---Quilt Packaging Enabled 3D Systems Jason Kulick, President & Co-Founder jason.kulick@indianaic.com 574-217-4612 (South Bend, IN) May 3, 2016 2016 New England IMAPS Symposium Presentation
More informationTechnology and Manufacturing
Technology and Manufacturing Executive Vice President Field Trip 2006 - London, May 23rd Field Trip 2006 - London, May 23rd Technology Technology Development Centers and Main Programs CMOS Logic Platform
More informationtake control of your photonics design flow Photonic-Electronic IC design and implementation Pieter Dumon 27/09/2016
take control of your photonics design flow Photonic-Electronic IC design and implementation Pieter Dumon 27/09/2016 Giving photonic IC designers the same power as electronic IC designers. Make it possible
More informationApproaches to the Metrology Challenges for DSA Hole
Approaches to the Metrology Challenges for DSA Hole Masafumi Asano, Kazuto Matsuki, Tomoko Ojima, Hiroki Yonemitsu, Ayako Kawanishi, Miwa Sato 2015 Toshiba Corporation Introduction Outline Metrology for
More informationMEMS SENSOR FOR MEMS METROLOGY
MEMS SENSOR FOR MEMS METROLOGY IAB Presentation Byungki Kim, H Ali Razavi, F. Levent Degertekin, Thomas R. Kurfess 9/24/24 OUTLINE INTRODUCTION Motivation Contact/Noncontact measurement Optical interferometer
More informationDefect Repair for EUVL Mask Blanks
Defect Repair for EUVL Mask Blanks A.Barty, S.Hau-Riege, P.B.Mirkarimi, D.G.Stearns, H.Chapman, D.Sweeney Lawrence Livermore National Laboratory M.Clift Sandia National Laboratory E.Gullikson, M.Yi Lawrence
More informationHand book for use of library : Start_cmiV4
Hand book for use of library : Start_cmiV4 The library of CMI for layout design has been up-dated, changes are : - V4.3 (27. Feb. 2008) o add cell ELECTRODEP_CIRCLE for electro-plating deposition o add
More informationStudy of 1x4 Optical Power Splitters with Optical Network
Study of 1x4 Optical Power Splitters with Optical Network Miss. Gayatri Y. Gurav 1, Prof. Maruti B. Limkar 2, Prof. Sanjay M. Hundiwale 3 1, 3 Dept. of Electronics and Telecommunication, ARMIET College
More informationBringing 3D Integration to Packaging Mainstream
Bringing 3D Integration to Packaging Mainstream Enabling a Microelectronic World MEPTEC Nov 2012 Choon Lee Technology HQ, Amkor Highlighted TSV in Packaging TSMC reveals plan for 3DIC design based on silicon
More informationQuilt Packaging For Power Electronics
Quilt Packaging For Power Electronics 21 March 2013 Jason M. Kulick President, Co-Founder Indiana Integrated Circuits, LLC Overview Introduction Quilt Packaging (QP) technology Concept Examples Advantages
More informationMPW Program for Space ESA Contract: 17767/03/NL/FM. Jean BOUILLON MDP ESA Feb 4th, 2004
MPW Program for Space ESA Contract: 17767/03/NL/FM Jean BOUILLON MDP ESA Feb 4th, 2004 MPW Space Objectives! For ATC18RHA ASIC family! Share the set of reticules and silicon costs between several designs!
More informationLEON3-Fault Tolerant Design Against Radiation Effects ASIC
LEON3-Fault Tolerant Design Against Radiation Effects ASIC Microelectronic Presentation Days 3 rd Edition 7 March 2007 Table of Contents Page 2 Project Overview Context Industrial Organization LEON3-FT
More information3D INTEGRATION, A SMART WAY TO ENHANCE PERFORMANCE. Leti Devices Workshop December 3, 2017
3D INTEGRATION, A SMART WAY TO ENHANCE PERFORMANCE OVERAL GOAL OF THIS TALK Hybrid bonding 3D sequential 3D VLSI technologies (3D VIA Pitch
More informationVictory Process. Full Physical 3D Semiconductor Simulator Etching and Deposition Simulation
Victory Process Full Physical 3D Semiconductor Simulator Etching and Deposition Simulation Victory Process 3D Process Simulator Victory Process provides the capability to simulate comprehensive full process
More informationApplications, Processing and Integration Options for High Dielectric Constant Multi-Layer Thin-Film Barium Strontium Titanate (BST) Capacitors
Applications, Processing and Integration Options for High Dielectric Constant Multi-Layer Thin-Film Barium Strontium Titanate (BST) Capacitors Agenda Introduction What is BST? Unique Characteristics of
More information0.35um design verifications
0.35um design verifications Path end segment check (END) First check is the end segment check, This error is related to the routing metals when routing is done with a path. The finish of this path can
More informationPRODUCTS COMPETENCE IN THIN AND ULTRA-THIN WAFER PROCESSING AND HANDLING BASED ON TRANSFER ELECTROSTATIC CARRIER (T-ESC ) TECHNOLOGY
PRODUCTS COMPETENCE IN THIN AND ULTRA-THIN WAFER PROCESSING AND HANDLING BASED ON TRANSFER ELECTROSTATIC CARRIER (T-ESC ) TECHNOLOGY . CONTENTS Technology 04 Basics 04 T-ESC Solutions 04 Process Applications
More informationTheory and Measuring of Antireflection Coatings
Theory and Measuring of Antireflection Coatings Steffen Lorch The characterization of antireflection (AR) coatings is not trivial. A preferred measurement method is the Hakki-Paoli method. But for broad-area
More informationSolidus Technologies, Inc. STI White Paper: AN092309R1
STI White Paper: AN092309R1 Reduce your MEMS Package Level Final Test Times and Save MEMS Manufacturing Costs using STI3000 Wafer Level Test Technology Introduction A survey of MEMS manufacturing literature
More informationAUTOFOCUS SENSORS & MICROSCOPY AUTOMATION IR LASER SCANNING CONFOCAL MICROSCOPE IRLC DEEP SEE. Now See Deeper than ever before
AUTOFOCUS SENSORS & MICROSCOPY AUTOMATION IR LASER SCANNING CONFOCAL MICROSCOPE IRLC DEEP SEE Now See Deeper than ever before Review and inspection of non visible subsurface defects Non visible and subsurface
More informationMaximizing Cost Efficiencies and Productivity for AMOLED Backplane Manufacturing. Elvino da Silveira
Maximizing Cost Efficiencies and Productivity for AMOLED Backplane Manufacturing Elvino da Silveira Agenda Introductions & Trends Consumer products driving AMOLED Adoption! Lithography Challenges Devices
More informationAgenda Membership Status, Internal / External Usage Trends
Professor Ming C. Wu Dr. Bill Flounders Faculty Director Executive Director Agenda Membership Status, Internal / External Usage Trends Staffing Status NanoLab High School Intern Program (3 min video) New
More informationAnnouncements. Advanced Digital Integrated Circuits. No office hour next Monday. Lecture 2: Scaling Trends
EE4 - Spring 008 Advanced Digital Integrated Circuits Lecture : Scaling Trends Announcements No office hour next Monday Extra office hours Tuesday and Thursday -3pm CMOS Scaling Rules Voltage, V / α tox/α
More informationLow k 1 Logic Design using Gridded Design Rules
SPIE Advanced Lithography Conference 2008 6925-68 Tela Innovations, ASML 1 Low k 1 Logic Design using Gridded Design Rules Michael C. Smayling a, Hua-yu Liu b, Lynn Cai b a Tela Innovations, Inc., 655
More information