Cell-phone ASIC complexity and cost
|
|
- Kellie Peters
- 5 years ago
- Views:
Transcription
1 Memories Cell-phone ASIC compleity and cost Viktor Öwall Dept. of Electrical and Information Technology Lund University Parts of this material was adapted from the instructor material to Jan M. Rabaey, Digital Integrated Circuits: A Design Perspective Viktor Öwall, ASIC/DSP, CCCD, Dept. of Applied Electronics, Lund University, Sweden- Courtesy: Sven Mattisson, EMP Market for Memories According to a new technical market research report, semiconductor Memory: Technologies and Global Markets, the value of the global semiconductor memory industry was nearly $46.2 billion in 29, but is epected to increase to nearly $79 billion in 24, for a 5-year compound annual growth rate (CAGR) of.3%. The largest segment of the market, DRAM, or dynamic random access memory, is projected to increase at a CAGR of.4% to $4.5 billion in 24, after being valued at nearly $ billion in 29. NAND, or nonvolatile/nano RAM, which is the second-largest segment of the market, is estimated t at $2.8 billion in 29, and is epected to increase at a 5-year CAGR of 5% to reach more than $25.7 billion in 24. Source: Semiconductor ctor Memory: Technologies and Global Markets, April 2 From Semiconductor-Memory-To-Be-Worth-79-Billion-In-24/Page.html Report Price: Price:USD $4,85.!!!!!! Motivation behind the quest for new memory technologies! RAMs ROMs Echo Canceller Chip Size ca. 5 6 mm 2 RAMs 25kbits 2 ROMs 3kbits.35 m, 5 Metal Layer CMOS, >2 million transistors. Anders Berkeman 22
2 Semiconductor Memory Classification Read-Write Memories Nonvolatile Read-Only (RWM) RWM Memories Random Non-Random (NVRWM) (Nonvolatile) Access Access SRAM FIFO PROM ROM DRAM Register- Bank LIFO(Stack) Shiftregister CAM EPROM E 2 PROM FLASH PLA CAM = contents addressable memory Nonvolatile = data kept when supply voltage turned off PROM = Programmable rom EPROM = erasable programmable ROM E 2 PROM & Flash= electrically erasable programmable ROM XXPROM & Flash Nonvolatile = data kept when supply voltage turned of PROM = EPROM = EEPROM or E 2 PROM = Flash= Fuse based One time programmable Usually erasable by UV-light Usually high voltage for programming removed from circuit when programmed Individual bytes can be erased slow but versatile Larger than EPROM Larger sections are erased faster than EEPROM Emerging Technologies We have registers, why memories? MRAM = Magnetoresistive RAM Electric current switches the magnetic polarity and Change in magnetic polarity sensed as resistance change D Flip-flop : 252µm 2 Memory element : 3µm 2 FeRAM or FRAM = Ferroelectric RAM Crystal polarize when electric field applied Polarization will lead to different charge when read Polymer memories Change in resistance due to ionic transport with applied electric field AND MORE...
3 Flip-flops vs. SRAM Alcatel Microelectronics.35µm CMOS technology process Process and library dependent..8 Memory Classification by ports Single port: Read & Write.6.4 Flip-flops Dual port memory Single port memory Double width memory Dual Port: Read and Write separate Dual address port squa are mm memory elements Multiple ports More ports makes more efficient addressing schemes es possible but increase the cost of the memory, i.e. cost, compleity,... Dual Port Functionality by using Single Port Memories a) 2 single port memories b) single port memory with double word length a) b) Single port RAM 326 Single port RAM 326 3:6 3:6 Single port RAM : ADDR 5: nwe Memory essing N Words = N Ad ddress bits S S S 2 S N-3 S N-2 S N- M bits Word Word Word N-3 Word N-2 Word N- Storage Cell bits N Words = log 2 N ess b es ss Decod der S M bits Word Word Word N-3 Word N-2 Word N- Storage Cell ess counter ess counter Input-Output t t (M bits) Input-Output t t (M bits) Decoder reduce number of address bits from N to log2 N
4 ress bits ess s Decode er S Large Memories Mbit bits Word Word Word N-3 Word N-2 Word N- Sense Amplifiers/ Drivers Input-Output (M bits) Large memories Disproportional height and width bizarre shape long delays A K A K+ A L- ress Deco oder Reduced to 2 L-K A A K- Column Decoding 2 K Columns Sense Amplifiers/ Drivers Column Decoder Input-Output (M bits) Bit Line () Reduced d Height by Column Decoding One complete word line is accessed Word Line () Long Wordline Wasted power (unless all words are used through memory management) Row Col Block Hierarchical Memory Enable single memory Global Data Bus A smaller memory is accessed Large Buffers to drive bus Length of and are reduced Hierarchical Memory, contd. Row Col Block Mu/Drivers Memory Bus Global Data Bus Variations of hierarchical memory structure reduced size of buffers
5 Eample of Splitting Memories Lookup table of ca. 3 words split into 3 memory blocks (PLAs) Lookup table of ca. 3 words split into 6 memory blocks (PLAs) Signal Properties within Memory ress bits ess s Decode er S M bits Word Storage Word Cell Word N-3 Word N-2 Word N- Sense Amplifiers/ Di Drivers Memory Core Dominant Register cells >tran/bit Simpler storage cells degradation of signal properties p but within confined environment Reduced voltage swing reduced delay & power consumption Sense amplifiers to convert to full swing Difference in size due to PLA minimization! Input-Output (M bits) Memory Generators ROM array Silicon Vendors and/or cell library usually offers a memory generators to handle internal memory issues. Row Word Word Pull Up Col Block Mu/Drivers Memory Bus Word Word bit bit bit bit Global Data Bus The placements of transistors decide memory content.
6 MOS ROM Cells Initially pulled up pulled out out down when = [] [] [2] [3] Pseudo NMOS NOR ROM [] [] [2] [3] Pull Up No transitors = always pulled up A B Q One transistor ON pulls down Bit Line NMOS NOR ROM lines overhead Area Reduced by Mirroring Pseudo NMOS NOR ROM []= []= [2]= [3]= Pull Up A B Q One transistor ON pulls down Bit Line NMOS NOR ROM lines overhead Area Reduced by Mirroring Select [2] [,,3]= and [2] = Cell ( 7 ) MOS NOR ROM Layout One layer to program memory ROM programming can be delayed until last programming steps (Reprogramming g with same layout) Polysilicon Metal Diffusion Metal on Diffusion
7 [] [] [2] [3] Pseudo NMOS NAND ROM [] [] [2] on on off A B Q Pull Up [3] on off All transistors ON pulls down Bit Line Non-selected = lines reversed Select [2] [,,3]= and[2]= Transistor on selected line shuts off path to [] [] [3] [2] Pseudo NMOS NAND ROM [] [] [2] A B Q Pull Up [3] All transistors ON pulls down Bit Line Non-selected = ess lines reversed NMOS NAND ROM No Supply lines by series transistors Large Pull-Up device Long delay MOS NAND ROM Layout Cell (8 7 ) Programmming using the Metal- Layer Only No contact to VDD or necessary; drastically reduced d cell size Loss in performance compared to NOR ROM Polysilicon Diffusion Metal on Diffusion Equivalent Transient Model for MOS NOR ROM [] [] [2] [3] [] [] [2] [3] Pull Up c word Word line parasitics Wire capacitance and gate capacitance Wire resistance (polysilicon) Bit line parasitics Resistance not dominant (metal) Drain and Gate-Drain capacitance Model for NOR ROM r word C bit
8 Equivalent Transient Model for MOS NAND ROM Pull Up Model for NAND ROM Decreasing Word Line Delay [] [] [2] [3] Driving the word line from both ends [] Driver [] r bit C L Polysilicon Word Line [3] r word c bit [2] c word Metal Word Line Word line parasitics Similar to NOR ROM Bit line parasitics Resistance of cascaded transistors dominates Drain/Source and complete gate capacitance Contact Using Metal Bypass Metal Word Line Polysilicon Word Line Pseudo NMOS Pre-charged NOR ROM Problems V OL depends on transistor ratios Static power consumption Alternative Fully complimentary Large area Pre-charged memories pre ch [] [] [2] [3] [] [] [2] [3] NOR field Pre-charge One transistor ON devices pulls down Bit Line 4 4 NMOS NOR Precharged ROM Clocked Reduced d static ti power consumption
9 What is a Flash memory? What is a Flash memory? ROM Read Only Memory RAM Random Access Memory FLASH ROM Read Only Memory data doesn t change data remain when powered down RAM Random Access Memory data can be both read and stored data disappears when powered down FLASH data can be both read and stored data remain when powered down Floating Gate Transistor (FAMOS) electrically programmable V TH Floating gate n + n + Control gate Control gate is connected to wordline Floating gate is left unconnected If charged heavily negative High V TH No channel If charged removed Low V TH Channel erasure Flash EEPROM Control gate n source n drain programming p-substrate Floating gate Thin tunneling oide EPROM, EEPROM and Flash has different ways of controlling the charge of the floating gate
10 FLASH stucture Pull Up FLASH write, e.g. trap charge Pull Up word word word word word2 word3 word2 word3 Floating gate transistors everywhere! = trapped charge. Transitor is always off Same content as ROM. Basic Operations in a NOR Flash Memory Write Basic Operations in a NOR Flash Memory Read S 2 V G 6 V D 2 V V S 5 V G V D 5 V V V V 6 V V V V
11 Basic Operations in a NOR Flash Memory Erase NOR and NAND Flash 2 V cell G V array NOR fast read access slow erasure and programming are slow Samsung: 52Mbit/33MHz S D 2 V V open open NAND slower read access larger storage density fast erasure and programming 28 Samsung: 32 Gbit/2MHz 29 Samsung: 64 Gbit/2MHz - 32 Gbit/4MHz (from Living in the stage of 2GB memory after passing through the dark-ageage of GB in Cross-sections of Floating Gates from Flash Courtesy Intel EPROM
12 Read-Write Memories (RAM) Static (SRAM) Data stored as long as supply is applied Large cells (6 transistors/cell) Fast Differential Dynamic (DRAM) Periodic refresh required Small cells (-3 transistors/bit) Slower Single Ended M5 6-transistor SRAM Cell M2 Q M V dd M4 Q M3 M6 Transistor sizing important to ensure functionality Write: 6-transistor SRAM Cell V dd M4 Write when Q=: Q Pull Q below switching M6 threshold, V dd /2, for M toggle. Q=V dd Q= M5 Q= = = For writing use Transistor sizing important to ensure functionality V dd Read: 6-transistor SRAM Cell Q= M5 Q= M V Read : dd M4 and Q precharged to Q=V dd M6 Vdd V dicharged through M-M5 Important not to change Q! Transistor sizing important to ensure functionality
13 6-transistor SRAM Cell, layout Content-addressable memory (CAM) The time required to find an item stored in memory can be reduced considerably if the item can be identified for access by its content rather than by its address. A memory that is accessed in this way is called content-addressable memory or CAM. CAM provides a performance advantage over other memory search algorithms, such as binary or tree-based searches or look-aside tag buffers, by comparing the desired information against the entire list of pre-stored entries simultaneously, often resulting in an order-of-magnitude reduction in the search time. CAM is ideally suited for several functions, including Ethernet address lookup, data compression, pattern-recognition, cache tags, high-bandwidth address filtering, and fast lookup of routing, user privilege, security or encryption information on a packetby-packet basis for high-performance data switches, firewalls, bridges and routers. For eample, the search key could be the IP address of a network user, and the associated information could be user s access privileges and his location on the network. Source: Content-essable memory (CAM) and its network applications Midas Peng and Sherri Azgomi, Altera International Ltd. EE Times Asia -transistor CAM Cell V dd M2 M4 Q Q M5 M6 M M3 match match precharged If Q = e.g. = & Q= match is pulled down match remains high if Q = for all bits Priority if several lines are valid? For instance in switches and routers W R 3 transistor DRAM Cell R Write cycle W M W X 3 X V M M DD -V T 2 C S Read cycle R 2 V -V V 2 DD T Write Read Inversed Value is Read
14 3 transistor DRAM Cell, layout W R M M 3 C S M 2 transistor t DRAM Cell M X Write 2 Read C S : Gate capacitance of M 2 Nondestructive read Charge loss due to Leakage C S C Destructive Read, needs restore! Write: Data placed on raised and CS charged or discharged Read: precharged Charge distribution gives stored value Restore of transistor t DRAM Cell transistor DRAM Cells V V() M V Pre V() = small change C C S V() Sense amp. activated Word line activated Destructive Read, needs restore! Feedback of sense amplifier output to
15 Sense Amplifier Differential Sensing PC DD S.A. EQ Operation Pre-charge (PC) bitlines and Equalize (EQ) Signal Restoration Low swing in core Reduced power consumption Requires signal restoration Differential input Common Mode rejection (Only in 6-transistor cell) Sense Memory cell Differential Sense Amplifier y y Disable PC and EQ Enable Turn on Sense Sense Amplifiers Analog Amplifiers. EQ SE Sense Amplifiers Cross Coupled Inverters Initialized to metastable point by equalization (EQ) y y y SE SE Very fast Rail-to-rail swing on Bit Lines () increased power consumption Good for T-cell restore V V() SE V Pre V() V() Sense amp. activated Word line activated
16 2-to-4 Dynamic NOR Decoder OFF 3 = ess Decoders ON 2 = = s are precharged A A A A = A A = All but one is pulled down Consumes power 2-to-4 Dynamic NAND Decoder 2-to-4 Dynamic NAND Decoder 3 = OFF 3 = 2 = Series Transistors = ON 2 = = Slow = = A A A A A A A A A A = All but one stays high Less Consumed power
17 PLA versus s ROM PLA- Programmable Logic Array Structured approach to random logic, i.e. implementing Boolean function Two level logic, NOR-NOR or NAND-NAND PLA = Programmable Logic Array AND plane X X X 2 Product terms OR plane Functionality Identical to ROM Main difference: ROM fully populated PLA: One element per minterm, several valid Importance reduced due to Multi-level-logic synthesis (Synopsys) X X X 2 f f f f PLA Pull upp Pre-charged PLA, NOR-NOR Pull upp NAND - NAND AND - OR NOR - NOR DD f f f f
18 Pull upp Pre-charged PLA, NOR-NOR DD f 2 f f f f f f Pull upp Espresso= Boolean Minimization i i.i 7.o 2 Input.type f.phase e.i 7 Minimized.o 2 #.phase.p e AND Plane OR Plane Embedded RAM Is it a problem? Why is it a problem? FFT Design 8k points FFT for DVB (Digital Video Broadcasting) Line memories for efficient dataflow In total t 75 distributed ib t d memories, (5/core + 5 line) Several embedded memories who s properties and size is crucial to the implementation
19 OFDM Synchronization Frame Memories are a dominant part of the construction Stefan Johansson Funding: INTELECT
Motivation for Lecture. Market for Memories. Example: FFT Design. Sequential Circuits & D flip-flop. Latches and Registers.
Motivation for Lecture Design Methodologies Storage (registers and memories) Computational platforms Design Methodologies Memories is a crucial part of most designs: What different type of memories are
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 23-1 guntzel@inf.ufsc.br Semiconductor Memory Classification
More information+1 (479)
Memory Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Memory Arrays Memory Arrays Random Access Memory Serial
More information! Memory Overview. ! ROM Memories. ! RAM Memory " SRAM " DRAM. ! This is done because we can build. " large, slow memories OR
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 2: April 5, 26 Memory Overview, Memory Core Cells Lecture Outline! Memory Overview! ROM Memories! RAM Memory " SRAM " DRAM 2 Memory Overview
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 22: Memery, ROM
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 22: Memery, ROM [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11 CMPEN 411 L22 S.1
More informationSemiconductor Memory Classification
ESE37: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: November, 7 Memory Overview Today! Memory " Classification " Architecture " Memory core " Periphery (time permitting)!
More informationSemiconductor Memory Classification. Today. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. CPU Memory Hierarchy.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec : April 4, 7 Memory Overview, Memory Core Cells Today! Memory " Classification " ROM Memories " RAM Memory " Architecture " Memory core " SRAM
More informationMemory. Outline. ECEN454 Digital Integrated Circuit Design. Memory Arrays. SRAM Architecture DRAM. Serial Access Memories ROM
ECEN454 Digital Integrated Circuit Design Memory ECEN 454 Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Multiple Ports DRAM Outline Serial Access Memories ROM ECEN 454 12.2 1 Memory
More informationVery Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 8 Dr. Ahmed H. Madian ah_madian@hotmail.com Content Array Subsystems Introduction General memory array architecture SRAM (6-T cell) CAM Read only memory Introduction
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 26: November 9, 2018 Memory Overview Dynamic OR4! Precharge time?! Driving input " With R 0 /2 inverter! Driving inverter
More informationLecture 13: SRAM. Slides courtesy of Deming Chen. Slides based on the initial set from David Harris. 4th Ed.
Lecture 13: SRAM Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Multiple Ports
More informationIntroduction to SRAM. Jasur Hanbaba
Introduction to SRAM Jasur Hanbaba Outline Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Non-volatile Memory Manufacturing Flow Memory Arrays Memory Arrays Random Access Memory Serial
More informationLecture 11 SRAM Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS Digital IC Design & Analysis Lecture 11 SRAM Zhuo Feng 11.1 Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitryit Multiple Ports Outline Serial Access Memories 11.2 Memory Arrays
More informationMemory and Programmable Logic
Digital Circuit Design and Language Memory and Programmable Logic Chang, Ik Joon Kyunghee University Memory Classification based on functionality ROM : Read-Only Memory RWM : Read-Write Memory RWM NVRWM
More informationMemory Design I. Array-Structured Memory Architecture. Professor Chris H. Kim. Dept. of ECE.
Memory Design I Professor Chris H. Kim University of Minnesota Dept. of ECE chriskim@ece.umn.edu Array-Structured Memory Architecture 2 1 Semiconductor Memory Classification Read-Write Wi Memory Non-Volatile
More informationCENG 4480 L09 Memory 2
CENG 4480 L09 Memory 2 Bei Yu Reference: Chapter 11 Memories CMOS VLSI Design A Circuits and Systems Perspective by H.E.Weste and D.M.Harris 1 v.s. CENG3420 CENG3420: architecture perspective memory coherent
More informationEmbedded System Application
Laboratory Embedded System Application 4190.303C 2010 Spring Semester ROMs, Non-volatile and Flash Memories ELPL Naehyuck Chang Dept. of EECS/CSE Seoul National University naehyuck@snu.ac.kr Revisit Previous
More informationCHAPTER 12 ARRAY SUBSYSTEMS [ ] MANJARI S. KULKARNI
CHAPTER 2 ARRAY SUBSYSTEMS [2.4-2.9] MANJARI S. KULKARNI OVERVIEW Array classification Non volatile memory Design and Layout Read-Only Memory (ROM) Pseudo nmos and NAND ROMs Programmable ROMS PROMS, EPROMs,
More information! Memory. " RAM Memory. " Serial Access Memories. ! Cell size accounts for most of memory array size. ! 6T SRAM Cell. " Used in most commercial chips
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec : April 5, 8 Memory: Periphery circuits Today! Memory " RAM Memory " Architecture " Memory core " SRAM " DRAM " Periphery " Serial Access Memories
More informationMagnetic core memory (1951) cm 2 ( bit)
Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM
More informationBased on slides/material by. Topic 7-4. Memory and Array Circuits. Outline. Semiconductor Memory Classification
Based on slides/material by Topic 7 Memory and Array Circuits K. Masselos http://cas.ee.ic.ac.uk/~kostas J. Rabaey http://bwrc.eecs.berkeley.edu/classes/icbook/instructors.html Digital Integrated Circuits:
More informationChapter 3 Semiconductor Memories. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 3 Semiconductor Memories Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction Random Access Memories Content Addressable Memories Read
More informationMemory Design I. Semiconductor Memory Classification. Read-Write Memories (RWM) Memory Scaling Trend. Memory Scaling Trend
Array-Structured Memory Architecture Memory Design I Professor hris H. Kim University of Minnesota Dept. of EE chriskim@ece.umn.edu 2 Semiconductor Memory lassification Read-Write Memory Non-Volatile Read-Write
More informationMEMORIES. Memories. EEC 116, B. Baas 3
MEMORIES Memories VLSI memories can be classified as belonging to one of two major categories: Individual registers, single bit, or foreground memories Clocked: Transparent latches and Flip-flops Unclocked:
More informationELCT 912: Advanced Embedded Systems
Advanced Embedded Systems Lecture 2: Memory and Programmable Logic Dr. Mohamed Abd El Ghany, Memory Random Access Memory (RAM) Can be read and written Static Random Access Memory (SRAM) Data stored so
More informationSRAM. Introduction. Digital IC
SRAM Introduction Outline Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Multiple Ports Serial Access Memories Memory Arrays Memory Arrays Random Access Memory Serial Access Memory
More informationIntroduction to CMOS VLSI Design Lecture 13: SRAM
Introduction to CMOS VLSI Design Lecture 13: SRAM David Harris Harvey Mudd College Spring 2004 1 Outline Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Multiple Ports Serial Access
More informationDigital Integrated Circuits Lecture 13: SRAM
Digital Integrated Circuits Lecture 13: SRAM Chih-Wei Liu VLSI Signal Processing LAB National Chiao Tung University cwliu@twins.ee.nctu.edu.tw DIC-Lec13 cwliu@twins.ee.nctu.edu.tw 1 Outline Memory Arrays
More informationEE141-Fall 2007 Digital Integrated Circuits. ROM and Flash. Announcements. Read-Only Memory Cells. Class Material. Semiconductor Memory Classification
EE4-Fall 2007 igital Integrated Circuits Lecture 29 ROM, Flash, and RAM ROM and Flash 4 4 Announcements Final ec. 20 th Room TBA Final review sessions: Mon. ec. 7 th 3:30pm, 550 Cory Tues. ec. 7 th 3:30pm,
More informationECEN 449 Microprocessor System Design. Memories
ECEN 449 Microprocessor System Design Memories 1 Objectives of this Lecture Unit Learn about different types of memories SRAM/DRAM/CAM /C Flash 2 1 SRAM Static Random Access Memory 3 SRAM Static Random
More informationECSE-2610 Computer Components & Operations (COCO)
ECSE-2610 Computer Components & Operations (COCO) Part 18: Random Access Memory 1 Read-Only Memories 2 Why ROM? Program storage Boot ROM for personal computers Complete application storage for embedded
More informationFPGA Programming Technology
FPGA Programming Technology Static RAM: This Xilinx SRAM configuration cell is constructed from two cross-coupled inverters and uses a standard CMOS process. The configuration cell drives the gates of
More informationSense Amplifiers 6 T Cell. M PC is the precharge transistor whose purpose is to force the latch to operate at the unstable point.
Announcements (Crude) notes for switching speed example from lecture last week posted. Schedule Final Project demo with TAs. Written project report to include written evaluation section. Send me suggestions
More informationECE321 Electronics I
ECE321 Electronics I Lecture 28: DRAM & Flash Memories Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 Review of Last Lecture
More informationMemory in Digital Systems
MEMORIES Memory in Digital Systems Three primary components of digital systems Datapath (does the work) Control (manager) Memory (storage) Single bit ( foround ) Clockless latches e.g., SR latch Clocked
More informationCOMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I)
COMP3221: Microprocessors and Embedded Systems Lecture 23: Memory Systems (I) Overview Memory System Hierarchy RAM, ROM, EPROM, EEPROM and FLASH http://www.cse.unsw.edu.au/~cs3221 Lecturer: Hui Wu Session
More informationCMOS Logic Circuit Design Link( リンク ): センター教官講義ノートの下 CMOS 論理回路設計
CMOS Logic Circuit Design http://www.rcns.hiroshima-u.ac.jp Link( リンク ): センター教官講義ノートの下 CMOS 論理回路設計 Memory Circuits (Part 1) Overview of Memory Types Memory with Address-Based Access Principle of Data Access
More informationRead and Write Cycles
Read and Write Cycles The read cycle is shown. Figure 41.1a. The RAS and CAS signals are activated one after the other to latch the multiplexed row and column addresses respectively applied at the multiplexed
More informationLecture 20: CAMs, ROMs, PLAs
Lecture 2: CAMs, ROMs, PLAs Outline Content-Addressable Memories Read-Only Memories Programmable Logic Arrays 2: CAMs, ROMs, and PLAs CMOS VLSI Design 4th Ed. 2 CAMs Extension of ordinary memory (e.g.
More informationECEN 449 Microprocessor System Design. Memories. Texas A&M University
ECEN 449 Microprocessor System Design Memories 1 Objectives of this Lecture Unit Learn about different types of memories SRAM/DRAM/CAM Flash 2 SRAM Static Random Access Memory 3 SRAM Static Random Access
More informationOrganization. 5.1 Semiconductor Main Memory. William Stallings Computer Organization and Architecture 6th Edition
William Stallings Computer Organization and Architecture 6th Edition Chapter 5 Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization 5.1 Semiconductor Main Memory
More informationDigital Systems. Semiconductor memories. Departamentul de Bazele Electronicii
Digital Systems Semiconductor memories Departamentul de Bazele Electronicii Outline ROM memories ROM memories PROM memories EPROM memories EEPROM, Flash, MLC memories Applications with ROM memories extending
More informationCENG 4480 L09 Memory 3
CENG 4480 L09 Memory 3 Bei Yu Chapter 11 Memories Reference: CMOS VLSI Design A Circuits and Systems Perspective by H.E.Weste and D.M.Harris 1 Memory Arrays Memory Arrays Random Access Memory Serial Access
More informationDesign and Implementation of an AHB SRAM Memory Controller
Design and Implementation of an AHB SRAM Memory Controller 1 Module Overview Learn the basics of Computer Memory; Design and implement an AHB SRAM memory controller, which replaces the previous on-chip
More informationComputer Organization. 8th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory Types Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM)
More informationBasic Organization Memory Cell Operation. CSCI 4717 Computer Architecture. ROM Uses. Random Access Memory. Semiconductor Memory Types
CSCI 4717/5717 Computer Architecture Topic: Internal Memory Details Reading: Stallings, Sections 5.1 & 5.3 Basic Organization Memory Cell Operation Represent two stable/semi-stable states representing
More informationChapter 5 Internal Memory
Chapter 5 Internal Memory Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM) Read-write memory Electrically, byte-level Electrically Volatile Read-only memory (ROM) Read-only
More informationWilliam Stallings Computer Organization and Architecture 6th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 6th Edition Chapter 5 Internal Memory Semiconductor Memory Types Semiconductor Memory RAM Misnamed as all semiconductor memory is random access
More informationMemory in Digital Systems
MEMORIES Memory in Digital Systems Three primary components of digital systems Datapath (does the work) Control (manager) Memory (storage) Single bit ( foround ) Clockless latches e.g., SR latch Clocked
More informationMemory Arrays. Array Architecture. Chapter 16 Memory Circuits and Chapter 12 Array Subsystems from CMOS VLSI Design by Weste and Harris, 4 th Edition
Chapter 6 Memory Circuits and Chapter rray Subsystems from CMOS VLSI Design by Weste and Harris, th Edition E E 80 Introduction to nalog and Digital VLSI Paul M. Furth New Mexico State University Static
More informationInternal Memory. Computer Architecture. Outline. Memory Hierarchy. Semiconductor Memory Types. Copyright 2000 N. AYDIN. All rights reserved.
Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com Internal Memory http://www.yildiz.edu.tr/~naydin 1 2 Outline Semiconductor main memory Random Access Memory
More informationDigital Integrated Circuits (83-313) Lecture 7: SRAM. Semester B, Lecturer: Dr. Adam Teman Itamar Levi, Robert Giterman.
Digital Integrated Circuits (83-313) Lecture 7: SRAM Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 16 May 2017 Disclaimer: This course was prepared, in its entirety, by
More informationmemories The world of Memories DEEP SUBMICRON CMOS DESIGN 10. Memories
10 Memories This chapter described the memory cell architecture. After a general introduction, we detail the principles and implementation of static RAM, dynamic RAM, read-only memories, electrically erasable
More informationEmbedded Systems Design: A Unified Hardware/Software Introduction. Outline. Chapter 5 Memory. Introduction. Memory: basic concepts
Hardware/Software Introduction Chapter 5 Memory Outline Memory Write Ability and Storage Permanence Common Memory Types Composing Memory Memory Hierarchy and Cache Advanced RAM 1 2 Introduction Memory:
More informationEmbedded Systems Design: A Unified Hardware/Software Introduction. Chapter 5 Memory. Outline. Introduction
Hardware/Software Introduction Chapter 5 Memory 1 Outline Memory Write Ability and Storage Permanence Common Memory Types Composing Memory Memory Hierarchy and Cache Advanced RAM 2 Introduction Embedded
More informationIntroduction to Semiconductor Memory Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Introduction to Semiconductor Memory Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035
More informationThe Memory Hierarchy 1
The Memory Hierarchy 1 What is a cache? 2 What problem do caches solve? 3 Memory CPU Abstraction: Big array of bytes Memory memory 4 Performance vs 1980 Processor vs Memory Performance Memory is very slow
More informationCHAPTER 8. Array Subsystems. VLSI Design. Chih-Cheng Hsieh
CHAPTER 8 Array Subsystems Outline 2 1. SRAM 2. DRAM 3. Read-Only Memory (ROM) 4. Serial Access Memory 5. Content-Addressable Memory 6. Programmable Logic Array Memory Arrays 3 Memory Arrays Random Access
More informationRTL Design (2) Memory Components (RAMs & ROMs)
RTL Design (2) Memory Components (RAMs & ROMs) Memory Components All sequential circuit have a form of memory Register, latches, etc However, the term memory is generally reserved for bits that are stored
More informationMemory in Digital Systems
MEMORIES Memory in Digital Systems Three primary components of digital systems Datapath (does the work) Control (manager) Memory (storage) Single bit ( foround ) Clockless latches e.g., SR latch Clocked
More information(Advanced) Computer Organization & Architechture. Prof. Dr. Hasan Hüseyin BALIK (5 th Week)
+ (Advanced) Computer Organization & Architechture Prof. Dr. Hasan Hüseyin BALIK (5 th Week) + Outline 2. The computer system 2.1 A Top-Level View of Computer Function and Interconnection 2.2 Cache Memory
More informationHardware Design with VHDL PLDs I ECE 443. FPGAs can be configured at least once, many are reprogrammable.
PLDs, ASICs and FPGAs FPGA definition: Digital integrated circuit that contains configurable blocks of logic and configurable interconnects between these blocks. Key points: Manufacturer does NOT determine
More informationLecture 11: MOS Memory
Lecture 11: MOS Memory MAH, AEN EE271 Lecture 11 1 Memory Reading W&E 8.3.1-8.3.2 - Memory Design Introduction Memories are one of the most useful VLSI building blocks. One reason for their utility is
More informationELE 455/555 Computer System Engineering. Section 1 Review and Foundations Class 3 Technology
ELE 455/555 Computer System Engineering Section 1 Review and Foundations Class 3 MOSFETs MOSFET Terminology Metal Oxide Semiconductor Field Effect Transistor 4 terminal device Source, Gate, Drain, Body
More informationIntroduction to CMOS VLSI Design. Semiconductor Memory Harris and Weste, Chapter October 2018
Introduction to CMOS VLSI Design Semiconductor Memory Harris and Weste, Chapter 12 25 October 2018 J. J. Nahas and P. M. Kogge Modified from slides by Jay Brockman 2008 [Including slides from Harris &
More informationTopics. ! PLAs.! Memories: ! Datapaths.! Floor Planning ! ROM;! SRAM;! DRAM. Modern VLSI Design 2e: Chapter 6. Copyright 1994, 1998 Prentice Hall
Topics! PLAs.! Memories:! ROM;! SRAM;! DRAM.! Datapaths.! Floor Planning Programmable logic array (PLA)! Used to implement specialized logic functions.! A PLA decodes only some addresses (input values);
More informationECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 4: Memory Hierarchy Memory Taxonomy SRAM Basics Memory Organization DRAM Basics Zeshan Chishti Electrical and Computer Engineering Dept Maseeh College of Engineering
More informationCS 320 February 2, 2018 Ch 5 Memory
CS 320 February 2, 2018 Ch 5 Memory Main memory often referred to as core by the older generation because core memory was a mainstay of computers until the advent of cheap semi-conductor memory in the
More informationCS311 Lecture 21: SRAM/DRAM/FLASH
S 14 L21-1 2014 CS311 Lecture 21: SRAM/DRAM/FLASH DARM part based on ISCA 2002 tutorial DRAM: Architectures, Interfaces, and Systems by Bruce Jacob and David Wang Jangwoo Kim (POSTECH) Thomas Wenisch (University
More informationConcept of Memory. The memory of computer is broadly categories into two categories:
Concept of Memory We have already mentioned that digital computer works on stored programmed concept introduced by Von Neumann. We use memory to store the information, which includes both program and data.
More informationMemory Overview. Overview - Memory Types 2/17/16. Curtis Nelson Walla Walla University
Memory Overview Curtis Nelson Walla Walla University Overview - Memory Types n n n Magnetic tape (used primarily for long term archive) Magnetic disk n Hard disk (File, Directory, Folder) n Floppy disks
More informationSilicon Memories. Why store things in silicon? It s fast!!! Compatible with logic devices (mostly) The main goal is to be cheap
Memories and SRAM 1 Silicon Memories Why store things in silicon? It s fast!!! Compatible with logic devices (mostly) The main goal is to be cheap Dense -- The smaller the bits, the less area you need,
More informationChapter 5. Internal Memory. Yonsei University
Chapter 5 Internal Memory Contents Main Memory Error Correction Advanced DRAM Organization 5-2 Memory Types Memory Type Category Erasure Write Mechanism Volatility Random-access memory(ram) Read-write
More informationInformation Storage and Spintronics 10
Information Storage and Spintronics 10 Atsufumi Hirohata Department of Electronic Engineering 09:00 Tuesday, 30/October/2018 (J/Q 004) Quick Review over the Last Lecture Flash memory : NAND-flash writing
More informationProgrammable Logic Devices Introduction CMPE 415. Programmable Logic Devices
Instructor: Professor Jim Plusquellic Programmable Logic Devices Text: The Design Warrior s Guide to FPGAs, Devices, Tools and Flows, Clive "Max" Maxfield, ISBN: 0-7506-7604-3 Modeling, Synthesis and Rapid
More informationWilliam Stallings Computer Organization and Architecture 8th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory The basic element of a semiconductor memory is the memory cell. Although a variety of
More informationSemiconductor Memories: RAMs and ROMs
Semiconductor Memories: RAMs and ROMs Lesson Objectives: In this lesson you will be introduced to: Different memory devices like, RAM, ROM, PROM, EPROM, EEPROM, etc. Different terms like: read, write,
More informationCSEE 3827: Fundamentals of Computer Systems. Storage
CSEE 387: Fundamentals of Computer Systems Storage The big picture General purpose processor (e.g., Power PC, Pentium, MIPS) Internet router (intrusion detection, pacet routing, etc.) WIreless transceiver
More informationEmbedded Memory Alternatives
EE241 - Spring 2005 Advanced Digital Integrated Circuits Lecture 26: Embedded Memory - Flash Slides Courtesy of Randy McKee, TI Embedded Memory Alternatives Courtesy Randy McKee, TI 2 1 3 4 2 5 SRAM 3
More informationSilicon Memories. Why store things in silicon? It s fast!!! Compatible with logic devices (mostly)
Memories and SRAM 1 Silicon Memories Why store things in silicon? It s fast!!! Compatible with logic devices (mostly) The main goal is to be cheap Dense -- The smaller the bits, the less area you need,
More informationLow Power using Match-Line Sensing in Content Addressable Memory S. Nachimuthu, S. Ramesh 1 Department of Electrical and Electronics Engineering,
Low Power using Match-Line Sensing in Content Addressable Memory S. Nachimuthu, S. Ramesh 1 Department of Electrical and Electronics Engineering, K.S.R College of Engineering, Tiruchengode, Tamilnadu,
More informationAdvanced 1 Transistor DRAM Cells
Trench DRAM Cell Bitline Wordline n+ - Si SiO 2 Polysilicon p-si Depletion Zone Inversion at SiO 2 /Si Interface [IC1] Address Transistor Memory Capacitor SoC - Memory - 18 Advanced 1 Transistor DRAM Cells
More informationMemory Challenges. Issues & challenges in memory design: Cost Performance Power Scalability
Memory Devices 1 Memory Challenges Issues & challenges in memory design: Cost Performance Power Scalability 2 Memory - Overview Definitions: RAM random access memory DRAM dynamic RAM SRAM static RAM Volatile
More informationComputer Organization and Assembly Language (CS-506)
Computer Organization and Assembly Language (CS-506) Muhammad Zeeshan Haider Ali Lecturer ISP. Multan ali.zeeshan04@gmail.com https://zeeshanaliatisp.wordpress.com/ Lecture 2 Memory Organization and Structure
More informationModule 5a: Introduction To Memory System (MAIN MEMORY)
Module 5a: Introduction To Memory System (MAIN MEMORY) R E F E R E N C E S : S T A L L I N G S, C O M P U T E R O R G A N I Z A T I O N A N D A R C H I T E C T U R E M O R R I S M A N O, C O M P U T E
More informationEECS150 - Digital Design Lecture 16 Memory 1
EECS150 - Digital Design Lecture 16 Memory 1 March 13, 2003 John Wawrzynek Spring 2003 EECS150 - Lec16-mem1 Page 1 Memory Basics Uses: Whenever a large collection of state elements is required. data &
More informationLow-Power SRAM and ROM Memories
Low-Power SRAM and ROM Memories Jean-Marc Masgonty 1, Stefan Cserveny 1, Christian Piguet 1,2 1 CSEM, Neuchâtel, Switzerland 2 LAP-EPFL Lausanne, Switzerland Abstract. Memories are a main concern in low-power
More informationStability and Static Noise Margin Analysis of Static Random Access Memory
Wright State University CORE Scholar Browse all Theses and Dissertations Theses and Dissertations 2007 Stability and Static Noise Margin Analysis of Static Random Access Memory Rajasekhar Keerthi Wright
More informationMODULE 12 APPLICATIONS OF MEMORY DEVICES:
Introduction to Digital Electronic Design, Module 12 Application of Memory Devices 1 MODULE 12 APPLICATIONS OF MEMORY DEVICES: CONCEPT 12-1: REVIEW OF HOW MEMORY DEVICES WORK Memory consists of two parts.
More informationCSE140: Components and Design Techniques for Digital Systems
CSE140: Componts and Design Techniques for Digital Systems Tajana Simunic Rosing 1 Outline Today: Memory ROM RAM FIFO Queue Next: Register Transfer Level Design 2 CSE140: Componts and Design Techniques
More informationENEE 759H, Spring 2005 Memory Systems: Architecture and
SLIDE, Memory Systems: DRAM Device Circuits and Architecture Credit where credit is due: Slides contain original artwork ( Jacob, Wang 005) Overview Processor Processor System Controller Memory Controller
More informationChapter 4 Main Memory
Chapter 4 Main Memory Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge of mathematics, science and engineering fundamentals
More informationMultilevel Memories. Joel Emer Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technology
1 Multilevel Memories Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technology Based on the material prepared by Krste Asanovic and Arvind CPU-Memory Bottleneck 6.823
More informationEECS150 - Digital Design Lecture 16 - Memory
EECS150 - Digital Design Lecture 16 - Memory October 17, 2002 John Wawrzynek Fall 2002 EECS150 - Lec16-mem1 Page 1 Memory Basics Uses: data & program storage general purpose registers buffering table lookups
More informationDesign Methodologies
Design Methodologies 1981 1983 1985 1987 1989 1991 1993 1995 1997 1999 2001 2003 2005 2007 2009 Complexity Productivity (K) Trans./Staff - Mo. Productivity Trends Logic Transistor per Chip (M) 10,000 0.1
More informationMemory. Memory Technologies
Memory Memory technologies Memory hierarchy Cache basics Cache variations Virtual memory Synchronization Galen Sasaki EE 36 University of Hawaii Memory Technologies Read Only Memory (ROM) Static RAM (SRAM)
More informationUNIT V (PROGRAMMABLE LOGIC DEVICES)
UNIT V (PROGRAMMABLE LOGIC DEVICES) Introduction There are two types of memories that are used in digital systems: Random-access memory(ram): perform both the write and read operations. Read-only memory(rom):
More informationCS310 Embedded Computer Systems. Maeng
1 INTRODUCTION (PART II) Maeng Three key embedded system technologies 2 Technology A manner of accomplishing a task, especially using technical processes, methods, or knowledge Three key technologies for
More informationComputer Memory. Textbook: Chapter 1
Computer Memory Textbook: Chapter 1 ARM Cortex-M4 User Guide (Section 2.2 Memory Model) STM32F4xx Technical Reference Manual: Chapter 2 Memory and Bus Architecture Chapter 3 Flash Memory Chapter 36 Flexible
More information8051 INTERFACING TO EXTERNAL MEMORY
8051 INTERFACING TO EXTERNAL MEMORY Memory Capacity The number of bits that a semiconductor memory chip can store Called chip capacity It can be in units of Kbits (kilobits), Mbits (megabits), and so on
More information