PRODUCT Line Card JULY Connecting People & Technology.
|
|
- Randolph Miles
- 6 years ago
- Views:
Transcription
1 PRODUCT Line Card An Amkor Company Connecting People & Technology JULY 2017 As one of the world s largest suppliers of outsourced semiconductor packaging, design, assembly and test services; Amkor helps make next generation products a reality. Assembly Design Test
2 Table of Contents Locations Laminate PBGA CABGA FCBGA frame PDIP PowerSOP SOT-23/TSOT SSOP/QSOP TSOP TSSOP/MSOP Power PSMC SOD123-FL SOD128-FL SOD323-FL Stacked CSP fctmv fpfcmep SOIC ExposedPad TSSOP/ MSOP/SOIC/SSOP LQFP TQFP ExposedPad LQFP TO-220FP TO-252JEDEC HSON SO8-FL fccsp fcscsp ExposedPad TQFP MQFP MQFP PowerQuad PLCC FusionQuad MLF TSON8-FL TOLL LFPAK Wafer Bump, Wafer Level Processing & Die Services WLCSP Die Processing Wafer Bump (8 & 12 ) Turnkey Process Flow MEMS & Sensors Cavity MEMS Molded Cavity Cavity LF Test Major IC Testers Wafer Prober Package Test Handler Strip Test/Film Frame Handler Discrete/Power Test Wafer Probe Roadmap Package Test Roadmap PnP Package Test Roadmap Gravity Package Test Roadmap Turret Burn In Oven End Of Line (EOL) Services About Us
3 Amkor Worldwide Presence Strategically Located Factories and Customer Support Centers Code Legend Amkor has twenty-two assembly and test manufacturing facilities worldwide. The product tables indicate which facility manufactures different packages. China C3...Shanghai Korea K4...Gwangju K3, K5...Incheon Japan JFI...Fukui (JG) JFO...Fukuoka (JH) JHD...Hakodate (JB) JKM...Kumamoto (JL) JKT...Kitsuki (JI) JUK...Usuki (JJ) Malaysia M1...Kuala Lumpur Philippines P1...Muntinlupa City P3, P4...Binan Laguna Portugal ATEP...Porto Taiwan T1...LungTan T3, T5...Hsinchu Amkor Product Line Card July
4 Laminate Packages The higher functional capabilities of Amkor s laminate package technology benefits high power and high speed ICs that require enhanced electrical and thermal performance. Laminate packages employ a ball grid array design, which utilizes a plastic or tape laminate substrate rather than a leadframe substrate, and places the electrical connections on the bottom of the package rather than around the perimeter. A substrate is a laminate of multiple layers of epoxy resin, woven glass fibers and metal conductors. Bumps provide the electrical connection to the system board. The bumps are typically distributed evenly across the bottom surface of the substrate (called a ball grid array format). This allows greater distance between individual leads and a higher number of interconnects than leadframe packages. Laminate packages are the ideal solution for high-performance applications such as microprocessors/controllers, gate arrays, memory, chipsets, analog, Flash, SRAM, DRAM, ASICs, DSPs, RF devices and PLDs. PBGA Packages Package Dimensions PBGA Legend: Max full array ball count shown contact Amkor for custom BGA pattern availability. CABGA Packages Package Dimensions CABGA and Pitch Package Outline Size 0.8 mm 1.0 mm 1.27 mm 19 x K4, P3 DS x K4, P3 DS x K4, P3 DS x K4, P3 DS x K4, P3 DS x K4, P3 DS x K4, P3 DS x K4, P3 DS x K4, P3 DS x K4, P3 DS520 and Pitch Size 0.4 mm 0.5 mm 0.65 mm 0.8 mm 1 mm 1.27 mm 2.5 x P3 DS550 3 x K4, P3 DS x , C3, K4, P3, JKT DS550, DSJD405 4 x 4 49, 64 40, 41, 48,49 24 C3, K4, P3 DS x , 81 JKT DSJD405 5 x 5 97, , 48, 56, 57, 62, 64, 65, 68, 72, 76, 80, C3, K4, P3, JKT DS550, DSJD x JKT DSJD405 6 x , 56, 64, 80, 84, 86, 88, 92 49, C3, K4, P3, JKT DS550, DSJD405 6 x 6 96, 140, , 97, 99, 100, 101, 105, 111, 112, 113, 120, C3, K4, P3, JHD, JKT DS550, DSJD405 7 x 7 187, , 86, 100, 104, 107, , 80 48, 49, 64 C3, K4, P3, JKT DS550, DSJD405 7 x 7 209, 211, , 128, 132, 137, 142, 143, 144, 154, , 84, 137 C3, K4, P3, JKT DS550, DSJD405 8 x 8 121, , 80, 100, 108, 112, 113, , 64, 80, 81 C3, K4, P3 DS550 8 x , 128, 132, 133, 144, 160, 161, 164, 176, , 140 C3, K4, P3, JHD, JKT DS550, DSJD405 8 x 8 195, 196, 208, 219, 225 C3, K4, P3 DS550 PBGA CABGA Amkor Product Line Card July
5 CABGA Packages (Cont.) Package Dimensions CABGA Size and Pitch 0.4 mm 0.5 mm 0.65 mm 0.8 mm 1 mm 1.27 mm 9 x 9 296, , 156, 188, 201, 220, 225, , 121, 141, , 100 C3, K4, P3, JKT, JHD DS550, DSJD x , 360, , 179, , , 100, 104, 120, 121, 128, C3, K4, P3, JKT DS550, DSJD x , 396, , 192, 200, 216, 221, 224, 225, 233, 235, C3, K4, P3, JKT, JHD DS550, DSJD x , , 257, 267, 268, 273, 277, 284, 285, 289, 292, 296, 297, C3, K4, P3 DS550, DSJD x , 345, 346 C3, K4, P3 DS x , 440, , , 177, 192, , 132, 144, C3, K4, P3, JHD, JKT DS550, DSJD x , , 280, 289, 305, 321, 324, 337, 361, , 208, 225, 241 C3, K4, P3, JKT DS550, DSJD x , 487, , 244, 260, 272, 291, 308, 337, , 160, 168, C3, K4, P3, JHD DS550, DSJD x , 569, , 388, , , 192, 196 C3, K4, P3, JHD, JKT DS550, DSJD x , 714, , 241 C3, K4, P3, JKT DS550, DSJD x , 248, 273 C3, K4, P3 DS x , 286, 289, 325, 337, 341, , 281, 282, 289, C3, K4, P3, JHD, JKT DS550, DSJD x , 368, 385, 400, 401, 420, , 336, , 193, 201, 224, C3, K4, P3, JHD, JKT DS550, DSJD x C3, K4, P3, JHD DS550, DSJD x , , 332, , , 169 C3, K4, P3 DS x , 456, 480, 516, 521, 538, 562, , 387, 400 C3, K4, P3, JHD DS550, DSJD x , 464, 543, 586, , 349, , 209, 217, 220, 228, 233, 240, 255, 260, 261, C3, K4, P3, JHD, 265, 280, 288, 289 JKT DS550, DSJD x , , , 176, 196 C3, K4, P3, JHD DS550, DSJD x , 609, , 324, 360, 423, 426, 445, , , 225 C3, K4, P3, JHD DS550, DSJD x , , 268, 272, 292, , 208, 224, 228, 252, , 164 C3, K4, P3, JKT DS550, DSJD x , 604, , 521, 532, , 316, 318, 320, 324, 326, 358, 364, 399, C3, K4, P3, JHD, JKT DS550, DSJD x , 906 JHD DSJD x JHD DSJD x , 490, 537 JHD DSJD x , 352, 484 JKT DSJD401, DSJD x , 456, 484, JKT DSJD x , 613, 620, 640, 641, JKT DSJD x , 868, JKT DSJD401 CABGA Amkor Product Line Card July
6 FCBGA Packages Package Dimensions FCBGA Size and Pitch 0.4 mm 0.5 mm 0.65 mm 0.8 mm 1 mm 1.27 mm 10 x , K4, T3, JHD DS831, DSJD x K4, T3 DS x K4, T3 DS x K4, T3 DS x K4, T3 DS x K4, T3 DS x K4, T3 DS x K4, T3, JHD DS831, DSJD x , , 324 K4, T3, JKM DS831, DSJD x , 604, K4, T3, JHD, JKM DS831, DSJD x , 524, 672, K4, T3, JHD, JKM DS831, DSJD x , 593, 653, K4, T3, JKM DS831, DSJD x , 831, 832, 873, 1024, , 605, 625, K4, T3, JHD, JKM DS831, DSJD x , 640, 729, 784 K4, T3, JHD, JKM DS831, DSJD x K4, T3, JHD, JKM DS831, DSJD x , 1020, K4, T3, JHD, JKM DS831, DSJD x , 1089, 1136, 1152, 1156 K4, T3, JHD, JKM DS831, DSJD x , , 1262, 1278, 1296, K4, T3, JHD DS550, DSJD x , K4, T3, JHD DS550, DSJD x K4, T3, JHD DS550, DSJD x , 1936 K4, T3, JHD DS550, DSJD x K4, T3, JHD DS550, DSJD x K4, T3 DS x K4, T3 DS x K4, T3 DS x K4, T3 DS x K4, T3 DS x K4, T3 DS831 Full Array Ball s (ball count shown indicates maximum package size produced to date) FCBGA Amkor Product Line Card July
7 Stacked CSP (SCSP) Packages Package Dimensions Stacked CSP and Pitch Size Package Outline 0.4 mm 0.5 mm 0.6 mm 0.65 mm 0.75 mm 0.8 mm 1 mm 1.27 mm 2 mm 3 x 3 25 K4 DS x , 49 K4 DS573 4 x , 48 K4 DS x , 60 K4 DS573 5 x , 64, 65, 72, 76, 77, K4 DS573 6 x , 76, 84, 96, 97, 100, , 64 K4 DS573 6 x K4 DS x K4 DS x K4 DS573 7 x 7 209, , 117, 121, 143, 144, 160, , 81, C3, K4 DS573 7 x 10 52, C3, JKT DS x K4 DS573 8 x , 120, 128, 160, 161, 176, 196, 208, , , C3, K4 DS573 8 x K4 DS573 8 x K4 DS573 8 x JKT 8 x 11 56, 88 C3, K4 DS573 8 x K4 DS573 8 x 12 66,67,74 44 K4 DS573 9 x 7 56 K4 DS573 9 x , 204, 216, 225, , 144, , 100 K4 DS573 9 x , 103, 105 C3, K4 DS573 9 x , , 130 JKT 10 x , , 180, 216, 259, 268, 328, , 121, 128, C3, K4 DS x JKT 10 x 12 79, 88 K4 DS x C3 DS x JKT 10 x K4 DS x K4 DS x , 137 C3, K4, JKT DS x , 88, 107, 133 K4 DS x , , K4 DS x K4 DS x , 135 C3, K4 DS x K4 DS x JKT 11.5 x K4 DS x , 162, K4, JKT DS573 Stacked CSP Amkor Product Line Card July
8 Stacked CSP (SCSP) Packages (Cont.) Package Dimensions Stacked CSP Size and Pitch Package Outline 0.4 mm 0.5 mm 0.6 mm 0.65 mm 0.75 mm 0.8 mm 1 mm 1.27 mm 2 mm 12 x , 228, 260, 272, 277, 289, 318, , 128, 144, 160, 161, 168, 179, 196 C3, K4 DS x , K4, JKT DS x K4 DS x , K4, JKT DS x , 325, 341, 401, K4 DS x , 240, 348, 409, , 152, C3, K4 DS x , 53, , K4, JKT DS x K4 DS x , , 255, K4 DS x , K4 DS x , , 324 K4 DS573 Stacked CSP fctmv Packages Nominal Package Dimensions fctmv *Simulated 100 MHz Size BGA Size Ball Package Height Ball Pitch Tray Matrix Units Per Tray Package Outline 9.9 x x K PO 12 x x K PO 12 x / / x K PO 14 x / / x K PO x N/A x K PO fctmv fpfcmep Packages Nominal Package Dimensions fpfcmep N/A *Simulated 100 MHz Size BGA Size Ball Package Height Ball Pitch Tray Matrix Units Per Tray Package Outline 15 x N/A 994 N/A 0.27 (0.50) 7 x K x N/A 1044 N/A 0.27 (0.50) 7 x K x N/A 994 N/A 0.40 (0.27) 7 x K4 fpfcmep Amkor Product Line Card July
9 fccsp Packages Nominal Package Dimensions fccsp 17 *Simulated 100 MHz Size BGA Size Ball Package Height Ball Pitch Tray Matrix Units Per Tray Package Outline 2 x x C3, K PO0C DS577 2 x x C3, K PO0B DS x N/A 17 N/A x C3, K4 No POD DS577 3 x max x C3, K PO DS577 3 x x C3, K PO0A DS577 3 x x C3, K PO DS x LGA x C3, K PO DS577 4 x 4 21 LGA x C3, K PO DS x x C3, K4 N DS577 5 x 5 32 LGA 32 LGA x P PO DS577 5 x 5 33 LGA x C3, K PO0A DS577 5 x 5 36 LGA 36 LGA x P PO DS577 5 x 5 39 LGA x C3, K PO DS577 5 x N/A N/A C3, K PO0B DS577 5 x 5 44 LGA x P PO DS577 5 x 6 53 LGA x C3, K PO DS577 5 x N/A N/A C3, K PO0A DS577 5 x min. 13 x C3, K PO DS577 5 x max x C3, K PO DS577 5 x x C3, K4 VN041-1 DS x LGA N/A N/A C3, K PO0A DS x x C3, K PO DS577 6 x x C3, K PO DS577 6 x max 0.46/ x C3, K PO DS577 6 x x C3, K4 VN346-1 DS577 6 x x C3, K PO DS577 6 x NA NA 1 NA 14 x C3, K4 N DS x max x C3, K PO DS x x C3, K PO DS x N/A N/A C3, K PO0A DS x x C3, K PO DS x N/A N/A C3, K PO0A DS x x C3, K PO DS x x C3, K PO0A DS x max x C3, K PO DS577 7 x 7 40 LGA x P PO DS577 7 x N/A N/A C3, K PO DS577 7 x N/A N/A C3, K PO DS577 7 x N/A N/A C3, K PO DS577 7 x x C3, K4 VK575-1 DS577 7 x x C3, K PO DS577 7 x N/A N/A C3, K PO0A DS577 7 x x C3, K PO DS577 7 x N/A N/A C3, K PO0A DS577 7 x x C3, K PO DS x x C3, K PO DS x x C3, K PO DS577 fccsp Amkor Product Line Card July
10 fccsp Packages (Cont.) Nominal Package Dimensions fccsp *Simulated 100 MHz Size BGA Size Ball Package Height Ball Pitch Tray Matrix Units Per Tray Package Outline 7.5 x x C3, K PO DS x x C3, K4 N DS577 8 x N/A N/A C3, K PO DS577 8 x / x C3, K PO DS577 8 x LGA x C3, K PO DS577 8 x x C3, K PO DS577 8 x x C3, K PO DS577 8 x N/A N/A C3, K PO DS x x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x x C3, K4 NT90-Y DS x ± x C3, K PO0D DS577 9 x mm x P PO DS x x C3, K PO DS x x C3, K PO DS x N/A N/A C3, K PD0A DS x x C3, K PO DS x x C3, K PO DS x ± x C3, K PO0A DS x x C3, K PO DS x x C3, K4 N DS x x C3, K PO DS x max x C3, K PO DS x N/A 454 N/A x C3, K4 No POD DS x ± x C3, K PO0B DS x ± x C3, K PO0A DS x x C3, K PO DS x max. 0.46/ x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x x C3, K4 N DS x x C3, K PO DS x N/A N/A C3, K PO0A DS x x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x max. 1 9 x C3, K PO DS x x C3, K PO DS x max x C3, K PO DS577 fccsp Amkor Product Line Card July
11 fccsp Packages (Cont.) Nominal Package Dimensions fccsp *Simulated 100 MHz Size BGA Size Ball Package Height Ball Pitch Tray Matrix Units Per Tray Package Outline 12 x x C3, K4 VB699-2 DS x x C3, K4 VB699-5 DS x N/A N/A C3, K PO DS x x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x max x C3, K PO DS x max x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x max x C3, K PO DS x x C3, K PO0C DS x max x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x x C3, K4 NT90-NH568-1 DS x max x C3, K PO DS x x C3, K PO0A DS x x C3, K4 NT90-P rev-A DS x x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x x C3, K PO DS x max x C3, K PO DS x N/A 990 N/A 0.40(0.50) 7 x C3, K4 No POD DS x N/A 992 N/A x C3, K4 No POD DS x x C3, K PO DS x max. 0.8 N/A N/A C3, K PO DS577 fccsp fcscsp Packages Nominal Package Dimensions fcscsp *Simulated 100 MHz Size BGA Size Ball Package Height Ball Pitch Tray Matrix Units Per Tray Package Outline 6.7 x x C3, K PO 8.6 x max x C3, K PO 9 x max x C3, K PO 9 x N/A 441 N/A x C3, K4 No POD 8.6 x max x C3, K PO 9.9 x max x C3, K PO 12 x x C3, K PO 13 x N/A 775 N/A 0.35(0.65) 8 x C3, K4 No POD fcscsp Amkor Product Line Card July
12 frame Packages frame packages have been an industry standard for many years. Two of Amkor s most popular traditional leadframe package types are Small Outline Integrated Circuit (SOIC) and Quad Flat Package (QFP), also commonly known as dual and quad products, respectively, based upon the number of sides from which the leads extend. frame packages use wirebond or flip chip technology to interconnect a die to a leadframe package carrier. frame packages are used in many electronic devices and remain the most practical and cost-effective solution for many low to medium pin count applications. Dual packages are common in memory, analog ICs and microcontrollers found in consumer and automotive products. These packages provide an assortment of packaging capabilities, especially in low pin count devices, at competitive manufacturing costs. Quad packages are extensively used in ASICs, DSPs, microcontrollers and memory ICs. A wide range of open and closed tools in quad packages offer low cost and reliable solutions for moderate and low pin count ICs. MicroFrame QFN packages are near CSP plastic encapsulated packages with a copper leadframe substrate. This package uses perimeter leads on the bottom of the package to provide electrical contact to the PWB and offers ExposedPad technology as a thermal enhancement. In addition to excellent thermal and electrical performance, MLF packages are an ideal choice for any application where size, weight and package performance are a factor. PDIP Packages Nominal Package Dimensions (mils) PDIP Shoulder Width Width Length Thickness Standoff Pitch JEDEC Pad Size Electrical Performance Inductance (nh) Bulk Capacitance (pf) Resistance (mω) Package Outline MS-001 P DS MS-001 P DS MS-001 P DS397 PDIP PowerSOP 3 (PSOP3) Packages Nominal Package Dimensions PSOP3 *Simulated 100 MHz Width Length Thickness Standoff Overall Height Pitch Tip-to-Tip JEDEC Pad Size Electrical Performance* Inductance (nh) Bulk Capacitance (pf) Resistance (mω) MO x 7.9 P DS MO-166 P DS MO-166 P DS MO-166 P DS MO-166 P DS320 Package Outline PSOP3 Amkor Product Line Card July
13 SOT-23/TSOT Packages Nominal Package Dimensions Width Length Thickness Overall Height Pitch Tip-to-Tip JEDEC/EIAJ Package Outline / SOT346/TO-236/SC-59 P DS SOT143/TO-253 P DS581 SOT / MO-178 P DS MO-178 P DS581 SOT MO-178 P DS581 TSOT (TSOP) / N/A P /41211 DS MO-193 P /41211 DS MO-193 P /41211 DS MO-193 P /41211 DS581 TSOT (TSOP) SSOP/QSOP Packages Nominal Package Dimensions (inches unless otherwise specified) SSOP Width Length Thickness Standoff Overall Height Pitch Tip-to-Tip JEDEC Pad Size Electrical Performance* Inductance (nh) Bulk Capacitance (pf) Resistance (mω) 14/ mm (209 mil) 6.2 mm 1.73 mm 0.13 mm 1.86 mm 0.65 mm 7.80 mm MO-150 P DS mm (209 mil) 7.2 mm 1.73 mm 0.13 mm 1.86 mm 0.65 mm 7.80 mm MO x Package Outline P DS mm (209 mil) 8.2 mm 1.73 mm 0.13 mm 1.86 mm 0.65 mm 7.80 mm MO-150 P DS mm (209 mil) 10.2 mm 1.73 mm 0.13 mm 1.86 mm 0.65 mm 7.80 mm MO x P DS360 SSOP QSOP MO-137 P DS360 QSOP *Simulated 100 MHz Amkor Product Line Card July
14 TSOP Package Nominal Package Dimensions TSOP I *C3 factory production targeted for stacked memory die. Width Length Thickness Standoff Overall Height Pitch Tip-to-Tip JEDEC/ JEITA Pad Size Electrical Performance Inductance (nh) Bulk Capacitance (pf) Resistance (mω) Package Outline ~ max ATM DS ~ max 0.4~ ATM DS ~ max ATM DS ~ max MS-142/ EIAJ ED C3, ATM DS330 TSOP I TSSOP/MSOP Packages Nominal Package Dimensions TSSOP MSOP *Simulated 100 MHz Width Length Thickness Standoff Overall Height Pitch Tip-to-Tip JEDEC Pad Size Electrical Performance* Inductance (nh) Bulk Capacitance (pf) Resistance (mω) MO P DS MO-153 P DS350 Package Outline MO-153 P DS MO-153 P DS MO-153 P DS MO P DS MO-153 P DS MO-187 P DS MO-187 P DS350 TSSOP MSOP Amkor Product Line Card July
15 SOIC Packages Nominal Package Dimensions (inches) SOIC Narrow SOIC Wide *Simulated 100 MHz Width Length Thickness Standoff Overall Height Pitch Tip-to-Tip JEDEC Pad Size Electrical Performance* Inductance (nh) Bulk Capacitance (pf) Resistance (mω) Package Outline MS-012 P DS MS-012 P DS MS-012 P DS N/A 3.6 x P DS MS-013 P DS MS-013 P DS MS-013 P DS370 SOIC Narrow SOIC Wide ExposedPad TSSOP/MSOP/SOIC/SSOP Packages Nominal Package Dimensions epad TSSOP epad MSOP epad SOIC N/A Width Length Thickness Standoff Overall Height Pitch Tip-to-Tip JEDEC Pad Size Electrical Performance* Center Inductance (nh) Corner Inductance (nh) MO-153 P DS MO-153 P DS MO x P DS MO x P DS MO-153 P DS MO x P DS MO-153 P DS MO x P DS MO-187 P DS MS-012 P DS MS-012 P DS571 Package Outline epad TSSOP epad MSOP epad SOIC epad SSOP *Simulated 100 MHz MO-271 P DS571 epad SSOP Amkor Product Line Card July
16 LQFP Packages Nominal Package Dimensions LQFP *Simulated 100 MHz Size Thickness Pitch Form Standoff Foot Length Tip-to-Tip JEDEC Tray Matrix Units Per Tray Pad Size Electrical Performance* Inductance (nh) Bulk Capacitance (pf) Resistance (mω) Package Outline 7 x MS x x P1, JKM, JUK 34604/ DS232, JMD3S x MS x x P1, JKM, JUK 34604/ JMD4S DS232, 7 x MS x P1, JUK 34604/ JMD3S DS232, 10 x MS x P1, JUK 34607/ JMD3S DS232, 10 x MS x P1, JUK 34607/ JMD3S DS232, 10 x MS x P1, JKM, JUK 34607/ JMD4S DS232, 10 x MS x P1, JKM 34607/ JMD3S DS232, 12 x x JUK JMD3S x MS x P1, JKM, JUK 51023/ JMD3S x MS x P1 DS x MS x P DS x MS x P1, JUK / JMD3S DS232, 14 x MS x x P1, JKM, JUK / JMD4S DS232, 14 x / / MS x P1, JKM, JUK / JMD3S072293/ DS232, JMD3S x X JUK JMD3S x X JUK JMD3S x x 22.0 MS x P DS232, 14 x x 22.0 MS x P1, JKM 45373/ JMD3S DS232, 20 x MS x P DS x MS x x P1, JKM, JUK, JFO / JMD3S DS232, 20 x MS x P1, JKM, JUK / JMD3S DS232, 24 x MS x P DS x MS x x P1, JKM, JUK, 32780/ JFO JMD3S DS232, 24 x MS x P1, JKM, JFO 32780/ JMD3S DS232, 28 x MS x x P1, JFO 34514/ JMD3S DS230, DS x MS x 9 36 P1, JFO 34514/ JMD3S DS230, DS232 DS232, LQFP Amkor Product Line Card July
17 TQFP Packages Nominal Package Dimensions TQFP *Simulated 100 MHz Size Thickness Pitch Form Standoff Foot Length Tip-to-Tip JEDEC Tray Matrix Units Per Tray Pad Size Electrical Performance* Inductance (nh) Bulk Capacitance (pf) Resistance (mω) Package Outline 5 x MS x P DS230 5 x MS x P1 DS230 7 x MS x x P DS230 7 x MS x x P DS230 7 x MS x P DS x MS x P DS x MS x P DS x MS x P DS x MS x P DS x MS x P DS x x JKM JMD3S x MS x P1 DS x MS x P DS x MS x P DS x MS x x 8 14 x / / MS x P1, JKM 16 x MS x P1, JKM 20 x MS x x P DS / JMD3S / JMD3S DS230, DS230, P DS x MS x P DS230 TQFP Amkor Product Line Card July
18 ExposedPad LQFP Packages Nominal Package Dimensions Exposed Pad LQFP Size *JEDEC Standard Test Boards 1W with die attach pad soldered to PCB Thickness Pitch Form Standoff Foot Length Tip-to-Tip JEDEC Tray Matrix Units Per Tray Pad Size Electrical Performance* Loop Inductance (nh) Center Loop Inductance (nh) Corner Package Outline 7 x x JUK DS x x K1, P DS x x K DS x x x K DS x x K DS x 14 52/ / x K1, P1 DS x x K1, P DS x x x K1, P DS x x K1, P DS x x x P1 DS x x x P1 DS x x K1, P DS x x x K1, P1, JKM, JFO /JMD3S DS x x K DS x x K DS x x x P1, JKM, JFO 32780/JMD4S DS x x P DS x x x P1, JFO 34514/JMD4S DS x x 9 36 P1, JFO 34514/JMD4S DS231 Exposed Pad LQFP ExposedPad TQFP Packages Nominal Package Dimensions Exposed Pad TQFP Size *JEDEC Standard Test Boards 1W with die attach pad soldered to PCB Thickness Pitch Form Standoff Foot Length Tip-to-Tip JEDEC Tray Matrix Units Per Tray Pad Size Electrical Performance* Loop Inductance (nh) Center Loop Inductance (nh) Corner Package Outline 5 x x P DS231 7 x x K1, P DS231 7 x x x K1, P1, JKM 32770/JMD3S DS231 7 x x K DS x x K1, P DS x x K DS x x x K1, JFO, JUK 32772/JMD3S DS x x K DS x x JFO JMD3S x 14 52/ / x K1, P1 DS x x K1, P DS x x x K1, P1, JKM, JUK, JFO /JMD3S DS x x K1, P DS x x JKM JMD3S x x P1, JKM /JMD3S DS x x K1, P DS x x x K1, P DS x x K1, JKM /JMD3S DS231 Exposed Pad TQFP Amkor Product Line Card July
19 MQFP Packages Nominal Package Dimensions MQFP *Simulated 100 MHz Size Thickness Pitch Form Standoff Tip-to-Tip JEDEC Tray Matrix Units Per Tray Pad Size Electrical Performance* Inductance (nh) Bulk Capacitance (pf) Resistance (mω) 10 x MS x x P1 DS x MS x P1 DS x MS x P1 DS x MS x P1 DS x MS x P1 DS x MS x P1 DS x MS x P1 DS x MS x x P1 DS x MS x P1 DS x MS x P1 DS x MS x P1 DS x MS x P1 DS x MS x P1 DS x MS x P1 DS x MS x P1 DS x MS x P1 DS x MS x P1 DS x MS x P1 DS x x 23.2 MS x P1 DS x x 23.2 MS x P1 DS x x 23.2 MS x P1 DS x x 23.2 MS x x P1 DS x x 23.9 MS x P1 DS x x 23.9 MS x P1 DS x x 23.9 MS x P1 DS x x 23.9 MS x P1 DS x / / MS x 8 24 P1 DS x / / MS x 8 24 P1 DS x MS x P1 DS x MS x 8 24 P1 DS x / / MS x 8 24 P1 DS x MS x 8 24 P1 DS x MS x 8 24 P1 DS x MS x x P1 DS x MS x 8 24 P1 DS232 Package Outline MQFP Amkor Product Line Card July
20 MQFP PowerQuad 4 Packages Nominal Package Dimensions MQFP PowerQuad 4 Size Thickness Pitch Form Standoff Foot Length Tip-to-Tip JEDEC Tray Matrix Units Per Tray Pad Size Electrical Performance Inductance (nh) Bulk Capacitance (pf) Resistance (mω) 28 x / / / /31.2 MS-029/022 3 x 8 24 P1 DS x / / / /31.2 MS-029/022 3 x 8 24 P1 DS x / / / /31.2 MS-029/022 3 x 8 24 P1 DS x / / / /31.2 MS-029/022 3 x 8 24 P1 DS x / / / /31.2 MS-029/022 3 x x P1 DS x / / / /31.2 MS-029/022 3 x 8 24 P1 DS x MS x x P1 DS195 Package Outline MQFP PowerQuad 4 PLCC Packages Nominal Package Dimensions (inches unless otherwise specified) PLCC *Simulated 100 MHz Pkg Type Square Size Size (inches) Thickness (inches) Pitch (inches) JEDEC Qty Per Tube Pad Size Electrical Performance* Inductance (nh) Bulk Capacitance (pf) Resistance (mω) Package Outline x x MS x P DS x x MS x 6.6 P DS x x MS x P DS x MS P DS x MS P DS x x MS x P DS232 Rectangular x MS P DS232 PLCC FusionQuad Packages Nominal Package Dimensions FusionQuad Size Total Max IO Number Possible Dual Row Land Single Row Land Peripheral Max Die Pad Size Electrical Performance* 0.4 pitch 0.5 pitch 0.4 pitch 0.5 pitch 0.4 pitch 0.5 pitch 0.4 pitch 0.5 pitch Pkg Pad Size Inductance (nh) Bulk Capacitance (pf) Resistance (mω) Package Outline 10 x P1 DS x P1 DS x ld 6.5 x P1 DS x P1 DS x P1 DS x P1 DS587 *Simulated 100 MHz Note: Above are estimates only. Detailed designs have not yet been implemented for all options. Actual pin counts are pad size dependent. FusionQuad Amkor Product Line Card July
21 MicroFrame MLF /QFN/SON/DFN Packages Nominal Package Dimensions MicroFrame MLF /QFN/SON/DFN Size *Simulated 12 GHz. Values dependent on specific die and wire configurations. MLF /QFN/ SON/DFN s Pitch Dual Row Pitch Electrical Performance* Inductance (nh) Bulk Capacitance (pf) Resistance (mω) 1 x 1 4, , P3 DS572 2 x 2 4, 6, 8, 10, , P3 DS572 3 x 3 4, 6, 8, 10, , 0.65, 0.5, 0.4, 0.35, C3, P1, P3 DS572 3 x , 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 3 x 3 20, , 0.4, 0.35, 0.3 C3, P1, P3 DS572 4 x 4 8, 10, 12, , 0.8, 0.65, 0.5, 0.4, 0.35, C3, P1, P3 DS572 4 x 4 16, , 0.65, 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 4 x , 0.5, 0.4, 0.35, 0.3 C3, P1, P3, JHD, JFO DS572, DSJD409 4 x 4 24, , 0.4, 0.35, 0.3 C3, P1, P3, JKM, JFO DS572, DSJD409 4 x , 0.35, 0.3 C3, P1, P3, JHD DS572, DSJD409 4 x , 0.3 C3, P1, P3 DS572 5 x 5 8, 10, , 0.8, 0.65, 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 5 x 5 20, , 0.65, 0.5, 0.4, 0.35, C3, P1, P3 DS572 5 x , 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 5 x 5 32, , 0.4, 0.35, 0.3 C3, P1, P3, JHD, JFO DS572, DSJD409 5 x , 0.35, 0.3 C3, P1, P3, JFO DS572, DSJD409 5 x C3, P1, P3 DS572 5 x C3, P1, P3 DS572 6 x 5 18, , 0.65, 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 6 x , 0.4, 0.35, 0.3 C3, P1, P3 DS572 6 x , 0.35, 0.3 C3, P1, P3 DS572 6 x 6 16, , 0.65, 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 6 x 6 26, , 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 6 x 6 30, 32, 36, 40, , 0.4, 0.35, C3, P1, P3 DS572 6 x 6 48, , 0.35, 0.3 C3, P1, P3, JHD DS572 6 x 6 56, 60, , 0.3 C3, P1, P3 DS572 6 x 6 44, 60, C3, P1, P3 DS572 6 x P3, JHD DS572, DSJD409 7 x 7 24, , 0.65, 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 7 x , 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 7 x 7 44, , 0.4, 0.35, C3, P1, P3 DS572 7 x , 0.35, 0.3 C3, P1, P3 DS572 7 x , 0.3 C3, P1, P3 DS572 7 x C3, P1, P3 DS572 7 x C3, P1, P3 DS572 7 x C3, P1, P3 DS572 MicroFrame MLF /QFN/SON/DFN Amkor Product Line Card July
22 MicroFrame MLF /QFN/SON/DFN Packages (Cont.) Nominal Package Dimensions MicroFrame MLF /QFN/SON/DFN Size MLF /QFN/ SON/DFN s Pitch Dual Row Pitch Electrical Performance* Inductance (nh) Bulk Capacitance (pf) Resistance (mω) 8 x , 1.42, 0.8, 0.65, 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 8 x , 0.8, 0.65, 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 8 x 8 32, , 0.65, 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 8 x , 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 8 x 8 52, , 0.4, 0.35, 0.3 C3, P1, P3 DS572 8 x , 0.35, 0.3 P3, JKM DS572, DSJD409 8 x 8 68, , 0.3 C3, P1, P3 DS572 8 x 8 88, C3, P1, P3 DS572 8 x 8 84, 92, C3, P1, P3 DS572 9 x , 0.65, 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 9 x 9 44, , 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS572 9 x 9 60, , 0.4, 0.35, 0.3 C3, P1, P3 DS572 9 x , 0.35, C3, P1, P3, JHD DS572, DSJD409 9 x , 0.3 C3, P1, P3 DS572 9 x C3, P1, P3 DS572 9 x 9 100, 108, C3, P1, P3 DS x , 0.65, 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS x 10 52, , 0.5, 0.4, 0.35, 0.3 C3, P1, P3 DS x 10 64, 68, , 0.4, 0.35, C3, P1, P3 DS x , 0.35, 0.3 C3, P1, P3 DS x , 0.3 C3, P1, P3 DS x , C3, P1, P3 DS x C3, P1, P3 DS x C3, P1 DS x C3, P1 DS x , 0.65, 0.5, 0.4, 0.35, 0.3 C3, P1 DS x , 0.5, 0.4, 0.35, 0.3 C3, P1 DS x 12 84, , 0.4, 0.35, 0.3 C3, P1 DS x , , 0.35, 0.3 C3, P1 DS x , 0.3 C3, P1 DS x C3, P1 DS x C3, P1 DS x , C3, P1 DS x , 172, C3 DS572 *Simulated 12 GHz. Values dependent on specific die and wire configurations. MicroFrame MLF /QFN/SON/DFN Amkor Product Line Card July
23 Power Packages Amkor s portfolio of power packages serves diversified markets and applications, including automotive, communications and industrial. Optimized for power sensitive and mobile applications, Amkor s high performance power devices use a leadframe as the package carrier and primarily use wirebond interconnect technology. A majority of packages will use a Cu clip interconnect, which provides the best known electrical properties for power devices. With technology focused on electrical and thermal improvement, products include advanced power packaging, advance copper clip attached and modules. Power Packages Nominal Package Dimensions Package Width Length Thickness Overall Height Pitch Tip-to-Tip JEDEC/JEITA Package Outline PSMC ATM DS616 PSMC ATM DS617 SOD123-FL ATM DS614 SOD128-FL ATM DS613 SOD323-FL ATM DS615 TO-220FP ATM DS610 Power TO-252JEDEC JEDEC JFI JMD4S DSJD414 HSON x 6.0 JFI JMD4S DSJD407 Power SO8-FL JEDEC ATM SO8-FL JEDEC ATM DS611 SO8-FL JEITA ATM DS611 TSON8-FL JEDEC ATM DS612 TOLL JEDEC ATM DS618 LFPAK JEDEC JFI DS619 Q3 17 Amkor Product Line Card July
24 Wafer Bump, Wafer Level Processing & Die Processing Services Amkor offers high-tech capabilities in electroplated solder, Cu pillar technologies and Wafer Level Chip Scale Packaging (WLCSP) in multiple strategic locations (Korea, China and Taiwan). Our factories are uniquely situated adjacent to major foundries to enable customers a reduced time-to-market with integrated factory logistics. The electrical and mechanical connection between a die and substrate is one of the most critical elements of any flip chip package structure. Cu pillar, lead-tin and lead-free solders are used to form these connections or bumps and must exhibit superior adhesion to the die, minimal resistance and result in high assembly yields. Solder bumps and Cu pillar are formed by using either thin film metal deposition, plating or ball loading techniques. Amkor offers Wafer Level Chip Scale Packaging (WLCSP) providing a solder interconnection directly between a device and substrate or the motherboard of the end product. WLCSP includes wafer bumping (with or without pad layer redistribution or RDL), wafer level final test, device singulation and packing in tape & reel to support a full turnkey solution. Amkor s robust Under Bump Metallurgy (UBM) over PBO or PI dielectric layers on the die active surface provide a reliable interconnect solution able to survive harsh board level conditions and meet the demands of the growing global consumer market for portable electronics. The WLCSP package family is applicable for a wide range of semiconductor device types while leveraging the smallest form factor and high performance from high end RF WLAN combo chips, to FPGAs, power management, Flash/EEPROM, integrated passive networks and standard analog. WLCSP Die Processing Services (8 & 12 ) Product Type UBM Type Solder Composition Repassivation Ball Size Pitch/Sphere Diameter Die Thickness Bump Height RDL Trace/Space Available Option WLCSP BoR (2 mask) CSP nl (4 mask) CSP n3 (3 mask) CSP nl BoR (Bump on Repassivation) CSP nl + RDL (Bump on Redistribution) CSP n3 + RDL (Bump on Redistribution) 8 : K4, T5, C3 12 : K4, K5, T1, C3 Ni/Au, Nickel based, Thick copper UBM Pb-free SAC alloys (Plated) Sn/Ag Pb-free Cu pillar PBO, PI, Low cure polymers 4~ ~70 mm mm/0.30 mm 0.40 mm/0.25 mm 0.30 mm/0.20 mm (0.15 mm Sphere Diameter is available) 150 μm to 450 μm 0.5 mm Pitch: 250 μm 0.4 mm Pitch: 210 μm 0.3 mm Pitch: 170 μm CSP nl : 12/12 μm CSP n3 : 15/15 μm Backside lamination (black) Carrier Tape: 7 or 13 reels WLCSP Reliability Package Level Board Level Preconditioning at Level 1 85 C/85% RH, 168 hours, 260 C peak Temp Cycle -55 C/+125 C, 1000 cycles High Temp Storage 150 C, 1000 hours Temp Cycle -40 C/+125 C, 15 min. ramp rate, 500 cycles Drop Test JEDEC condition B (1500G), 100 drops Reliability Wafer Bump (8 & 12 ) Product Type Low Alpha Repassivation Repassivation Opening Typical Production Bump Height Seed Layer Pad Pitch Lower Limit Wafer Example Wafer Bump Solder Bumping RP Cu Pillar BOP Solder Bumping BOP Cu Pillar RDL SnAg Plating Bump with or without Redistribution Cu Pillar Plating Bump with or without Redistribution 8 : K4, T5, C3 12 : K4, K5, T1, C3 8 : K4, T5, C3 12 : K4, K5, T1, C3 All available as low alpha <0.002 cts/hr/cm 2 ) PBO, PI, Low cure polymers PBO: Min. 15 μm PI: Min. 25 μm 150 μm array: 70 μm 125 μm peripheral: 75 μm Ti/Cu, TiW/Cu Solder bump: Array 150 μm pitch/75 μm UBM (min) Micro bump: Array 40 μm pitch/20 μm UBM (min) Cu pillar bump: Staggered 80 μm pitch/30 μm UBM (min) Wafer Bump Solder Bumping RDL 63Sn/37Pb Plating Bump with or without Redistribution 12 : T1 Amkor Product Line Card July
25 Turnkey Process Flow - CSP nl WLCSP WLP Test DPS Design services available Layout Mask tooling Wafer RDL patterning and bumping (ball sphere loaded or plated) Automated Optical Inspection (AOI) for best in class quality assurance Wafer map generation Inspect & Clean PBO or PI 1 RDL Sputter Deposition Resist Processing Cu RDL Plating Resist & Seed Metal Removal PBO or PI 2 Final Probe Test software and hardware development Probe card design, service and support Test program transfer Wafer sort for RF, memory, logic and analog applications Backgrind Backside Lamination Laser Mark Singulation Tape & Reel AOI UBM Sputter Deposition Resist Processing Cu or Ni-based UBM Resist & Seed Metal Removal Ball Place Strong emphasis on singulated device edge quality for all Si nodes Shipping material design and supply management Drop ship to final customer available Amkor Product Line Card July
26 MEMS & Sensors Amkor Technology is the world s leader in microelectronic packaging technologies and the world s largest outsource provider of MEMS and MOEMS (Micro Optical Electronic Mechanical Systems). Microelectromechanical Systems (MEMS) are micron-size devices that can sense or manipulate the physical world. MEMS are created using micro machining processes, similar to those used to produce integrated circuit (IC) devices. While the devices look similar, standard IC package solutions are not often compatible. Amkor has a broad range of cavity, non-cavity and hybrid solutions across all package platforms including wafer level. The package configuration and material selections provided for any product can play an integral role in functionality and performance of the total sensing solution. Cavity MEMS Packages Pkg Type Width Length Thickness Lid Type Die Qty Inter-connect POD Dwg Unit Dwg Cavity MEMS Metal Multi die WB P3 TBD TBD Cavity MEMS Metal Multi die WB P PO TBD Cavity MEMS Metal Multi die WB P3 TBD TBD Cavity MEMS Metal Multi die WB P PO UD Molded Cavity Polymer Multi die WB K PO UD MEMS MEMS Molded Cavity Polymer Multi die WB K PO UD Cavity LF Polymer Multi die WB P PO UD Cavity LF Polymer Multi die WB P PO UD Amkor Product Line Card July
27 Test Services Amkor Technology provides complete semiconductor test services including: 1. Test Processes wafer probe, final test, system level test, strip test, burn in, complete end-of-line services and drop ship 2. Products discrete power, digital, analog, mixed signal, memory, SOC, RF, power management, MEMS, optics, automotive, sensors 3. Packages conventional leadframe and substrate packages, also WLCSP, MCM, SiP, Stacked, 2.5D, 3D, SLIM, SWIFT 4. Test Engineering HW and SW development, tester to tester conversions, test time reduction, throughput and yield improvement, FA Major IC Testers Manufacturer Tester Model Application Digital Mixed RF Memory T2000 ü ü ü Advantest T5XXX (Memory) ü ü T65XX (Logic) ü ü Series ü ü ü Eagle Series ü ü Teradyne U Flex/Flex Series ü ü ü ü J750 Series ü ü ü Magnum ü ü ü Xcerra X-Series, Diamond ü ü ü Yokogawa TS6XXX Series ü ü National Instrument STS ü ü ü Wafer Prober Type Wafer Size Prober Temp Range ( C) Pin to Pad Accuracy Min. Pad Size/Pitch Wafer Probe Film Frame 200 mm 300 mm 300 mm TEL P8XL Ambient ~ 150 C ± 4 µm 50 µm/75 µm TEL Precio Octo Ambient ~ 150 C ± 2 µm 40 µm/60 µm EG 4090µ, 4090µ+ Ambient ~ 130 C ± 4 µm/± 3 µm 50 µm/75 µm, 48 µm/72 µm TSK UF200/200A Ambient ~ 150 C ± 4 µm 50 µm/75 µm TEL P12XLn+ -40 C ~ 150 C ± 1.8 µm 38 µm/58 µm TEL Precio/Precio Nano -55 C ~ 150 C ± 1.8 µm/± 0.8 µm 38 µm/58 µm, 27 µm/41 µm EG 6000 Ambient ~ 150 C ± 2.5 µm 45 µm/67 µm TSK UF3000ex(lx) -55 C ~ 200 C ± 1 µm 30 µm/45 µm Semics OPUS3/OPUS3 SP -55 C ~ 200 C ± 1.5 µm/± 1.0 µm 37 µm/56 µm, 30 µm/45 µm TSK FP C ~ 150 C ± 1.5 µm 37 µm/56 µm TEL WDF12DP+ Ambient ~ 150 C ± 1.8 µm 38 µm/58 µm Semics OPUS3 WD Ambient ± 1.5 µm 37 µm/56 µm Amkor Product Line Card July
28 Package Test Handler Type of Handler Pick & Place Gravity Turret Strip Test Film Frame Manufacturer Hontech, Seiko Epson, MT/Delta (cold) Advantest, Techwing MT, Rasco Xceltron Ismeca, SRM ASM MCT, Rasco MCT Min Pkg Size Max 3.0 x x 72 2 x 2 21 x 21 1 x x 12 Not limited; below 1 mm with 130 µm pad size & 0.25 mm pitch Not limited; below 1 mm with 150 µm x 250 µm pad size & 0.3 mm pitch Pkg Type Temp Input/Output Docking BGA/LGA/CSP/POP/ TSV/MLF /TQFP TQFP/SOIC/ TSSOP/MLF BGA/QFP/ SOIC/MLF Ambient/Hot/Cold Ambient/Hot/Cold Ambient/Hot Tray Tube, Bowl/Tube, TNR Bulk, Bowl/Canister, TNR Direct or Soft Dock Direct or Soft Dock Soft Dock ed Pkg Ambient/Hot/Cold Strip/Singulated Direct smlf Ambient Film Frame Direct Strip Test/Film Frame Handler Assembly Format Handler Temp Range ( C) Contact Force Packages Std frame (MCT SH5000/ Rasco SO3000) MCT H5000 Rasco SO to +150 (± 3) 77 kgf (option 194 kgf) TQFP up to 64 lead, 10 x 10 mm SOIC-N 150 mil, SOIC-W 300 mil, SOIC std 208 mil TSSOP up to 28 lead (3.0 and 4.4 mm body sizes) PDIP up to 8 lead Film Frame (FH1200) MCT FFC (Film Frame) FH1200 Ambient 77 kgf (option 120 kgf) Saw MLF up to 7 x 7 mm Discrete/Power Test Major Test Items Test Handler DC, Rg, VDSX(SUS), VCEX(SUS), Trr, Trr/Vsurge, ΔVDS/ΔVBE, Switching (trr/lrr/t off/t on/latch), UIS, IC, Transient Test Gravity, Turret, Strip Frame Amkor Product Line Card July
29 Wafer Probe Roadmap Available Max. Wafer Size Parallelism (# of sites) Max. Chuck Force (kgf) Overall Accuracy (µm) X,Y: ± 0.8 X,Y: ± 0.8 X,Y: ± 0.8 X,Y: ± 0.8 Temperature Range ( C) -55 ~ ~ ~ ~ 200 Min. Pitch (µm) Pad/Bump Full Array In-line/Staggered Pads Multi-row Pads WLCSP Pogo 50 30/ Min. Pad Size (µm) 30 x x x x 25 Bump Size (µ-bump or Cu Pillar) Memory product excluded / / / PackageTest Roadmap PnP Available Parallelism (# of sites) P&P Max. Contact Force (kgf) Min/Max Package Size 3.0*3.0/55*72 3.0*3.0/55*72 2.5*2.5/55*72 2.5*2.5/55*72 Package Thickness (µm) Temperature Range ( C) -55 ~ ~ ~ ~175 Contactor Min. Pitch FCBGA/QFP/MLF (QFN) CSP/vfBGA//PoP/TMV Contact Method Direct/Chamber Direct/Chamber Direct/Chamber Direct/Chamber Memory product excluded Amkor Product Line Card July
30 PackageTest Roadmap Gravity Available Parallelism (# of sites) Gravity Max. Contact Force (kgf) Min/Max Package Size 118/ / / /300 Package Thickness (µm) Temperature Range ( C) -55 ~ ~ ~ ~ 160 Contactor Min. Pitch (µm) SOIC/SSOP/TSSOP/MSOP Contact Method Direct Direct Direct Direct PackageTest Roadmap Turret Available Parallelism (# of sites) Turret Max. Contact Force (kgf) Min/Max Package Size 1.0 x 1.0/7.0 x x 1.0/7.0 x x 1.0/7.0 x x 1.0/7.0 x 7.0 Package Thickness (µm) Temperature Range ( C) Ambient Ambient/Hot Ambient/Hot Ambient/Hot Contactor Min. Pitch (µm) MLF (QFN), DBGA, SOT Contact Method Direct Direct Direct Direct Burn In Oven Memory SOC MCU Analog Automotive Advantest, AEHR, STK STK Shikino Hightech Shikino Hightech MCC End Of Line (EOL) Services EOL Services Available Package Features Laser Mark Infra-red & Green Laser Marking, Arc Lamp Scan Package Size: Max. 60 x 60 mm Bake CABGA, Cavity MEMS, fccsp, fcscsp, fpfcbga, fpfccsp, Hermatic, Temperature Range: Max. 200 C MLF, PBGA, PLCC, PSSOP, QFP, SBGA, SC70, SCSP, SOIC, Tape & Reel SSOP, TQFP, TSOP, TSSOP Package Size: Bowl Type Min. 1 x 1 mm, Tray Type Min. 2.5 x 2.5 mm Dry Pack Vacuum Chamber Packing Drop Ship Warehouse Management Please call for availability of production sites. Amkor Product Line Card July
31 Amkor Technology by the Numbers Founded 32, Number of Employees 3,000+ Package Portfolio 49 Top Turnkey Services Assembly $3.9B NET SALES Amkor + J-Devices Automotive 25 % Networking 10 % ü Test 2,464 Number of Patents Communications 44 % End Market Distribution Consumer 14 % Computing 7 % Design Bumping Footprint In 11 ries 16 Sales & Customer Support Centers 10,000,000+ Square Foot Manufacturing Space 22 Assembly & Test Facilities
LQFP. Thermal Resistance. Body Size (mm) Pkg. 32 ld 7 x 7 5 x ld 7 x 7 5 x ld 14 x 14 8 x ld 20 x x 8.5
LQFP Low Profile Quad Flat Pack Packages (LQFP) Amkor offers a broad line of LQFP IC packages designed to provide the same great benefits as MQFP packaging with a 1.4 mm body thickness. These packages
More informationAdvanced CSP & Turnkey Solutions. Fumio Ohyama Tera Probe, Inc.
Advanced CSP & Turnkey Solutions Fumio Ohyama Tera Probe, Inc. Tera Probe - Corporate Overview 1. Company : Tera Probe, Inc. 2. Founded : August, 2005 3. Capital : Approx. USD118.2 million (as of March
More informationBGA Variable Pitch and Array Board
BGA Variable Pitch and Array Board Mix and match components to configure your custom kit. Practical Components is now offering a one-of-a-kind BGA Variable Pitch and Array PC Board. Each board contains
More informationPackage (1C) Young Won Lim 3/13/13
Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published
More informationPackage (1C) Young Won Lim 3/20/13
Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published
More informationAdditional Slides for Lecture 17. EE 271 Lecture 17
Additional Slides for Lecture 17 Advantages/Disadvantages of Wire Bonding Pros Cost: cheapest packages use wire bonding Allows ready access to front side of die for probing Cons Relatively high inductance
More informationPGA / BGA / PLCC SOCKETS
PGA / BGA / PLCC SOCKETS QUICK SELECTOR CHART PGA / BGA / PLCC PGA BGA PLCC GRID 2.54 mm INTERSTITIAL 1.27 mm 1.27 mm 1 mm SOCKETS Solder tail 156 161 165 SEE PAGE 173 Surface mount 156 161 165 166 169
More informationIntroduction Overview Of Intel Packaging Technology
1 1.1 Overview Of Intel Packaging Technology As semiconductor devices become significantly more comple, electronics designers are challenged to fully harness their computing power. Transistor count in
More informationVertical Circuits. Small Footprint Stacked Die Package and HVM Supply Chain Readiness. November 10, Marc Robinson Vertical Circuits, Inc
Small Footprint Stacked Die Package and HVM Supply Chain Readiness Marc Robinson Vertical Circuits, Inc November 10, 2011 Vertical Circuits Building Blocks for 3D Interconnects Infrastructure Readiness
More informationWafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008
Wafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008 / DEVICE 1.E+03 1.E+02 1.E+01 1.E+00 1.E-01 1.E-02 1.E-03 1.E-04 1.E-05 1.E-06 1.E-07 Productivity Gains
More informationMaterial technology enhances the density and the productivity of the package
Material technology enhances the density and the productivity of the package May 31, 2018 Toshihisa Nonaka, Ph D. Packaging Solution Center Advanced Performance Materials Business Headquarter Hitachi Chemical
More informationPackaging Challenges for High Performance Mixed Signal Products. Caroline Beelen-Hendrikx, Eef Bagerman Semi Networking Day Porto, June 27, 2013
Packaging Challenges for High Performance Mixed Signal Products Caroline Beelen-Hendrikx, Eef Bagerman Semi Networking Day Porto, June 27, 2013 Content HPMS introduction Assembly technology drivers for
More informationEmbedded Power Dies for System-in-Package (SiP)
Embedded Power Dies for System-in-Package (SiP) D. Manessis, L. Boettcher, S. Karaszkiewicz, R.Patzelt, D. Schuetze, A. Podlasky, A. Ostmann Fraunhofer Institute for Reliability and Microintegration (IZM),
More informationARCHIVE 2008 COPYRIGHT NOTICE
Keynote Speaker ARCHIVE 2008 Packaging & Assembly in Pursuit of Moore s Law and Beyond Karl Johnson Ph.D. Vice President and Senior Fellow Advanced Packaging Systems Integration Laboratory Freescale Semiconductor
More informationOver 5,000 products High Performance Adapters and Sockets Many Custom Designs Engineering Electrical and Mechanical ISO9001:2008 Registration
Overview Company Overview Over 5,000 products High Performance Adapters and Sockets Many Custom Designs Engineering Electrical and Mechanical ISO9001:2008 Registration Adapter Technology Overview Pluggable
More informationFrom Advanced Package to 2.5D/3D IC. Amkor Technology : Choon Lee
From Advanced Package to 2.5D/3D IC Amkor Technology : Choon Lee History says Low pin High pin & Integration As Multi-function pager City phone / PCS Feature Phone Smart Phone SOIC QFP PBGA Package-on-Package
More informationBurn-in & Test Socket Workshop
Burn-in & Test Socket Workshop IEEE March 4-7, 2001 Hilton Mesa Pavilion Hotel Mesa, Arizona IEEE COMPUTER SOCIETY Sponsored By The IEEE Computer Society Test Technology Technical Council COPYRIGHT NOTICE
More informationAdapter Technologies
Adapter Technologies Toll Free: (800) 404-0204 U.S. Only Tel: (952) 229-8200 Fax: (952) 229-8201 email: info@ironwoodelectronics.com Introduction Company Overview Over 5,000 products High Performance Adapters
More informationPackaging of Selected Advanced Logic in 2x and 1x nodes. 1 I TechInsights
Packaging of Selected Advanced Logic in 2x and 1x nodes 1 I TechInsights Logic: LOGIC: Packaging of Selected Advanced Devices in 2x and 1x nodes Xilinx-Kintex 7XC 7 XC7K325T TSMC 28 nm HPL HKMG planar
More informationAdvanced Packaging For Mobile and Growth Products
Advanced Packaging For Mobile and Growth Products Steve Anderson, Senior Director Product and Technology Marketing, STATS ChipPAC Growing Needs for Silicon & Package Integration Packaging Trend Implication
More informationE-tec Socketing solutions for BGA, LGA, CGA, CSP, MLF & Gullwing chips
E-tec Socketing solutions for BGA, LGA, CGA, CSP, MLF & Gullwing chips Available contact styles: Elastomer interposers (10 Ghz & more) Probe pin sockets (generally below 5 Ghz) Other interposer styles
More informationChallenges of Integration of Complex FHE Systems. Nancy Stoffel GE Global Research
Challenges of Integration of Complex FHE Systems Nancy Stoffel GE Global Research Products drive requirements to sub-systems, components and electronics GE PRODUCTS CTQs: SWaP, $$, operating environment,
More informationPackaging Technology for Image-Processing LSI
Packaging Technology for Image-Processing LSI Yoshiyuki Yoneda Kouichi Nakamura The main function of a semiconductor package is to reliably transmit electric signals from minute electrode pads formed on
More informationSDP Biased Series - SOT23-6
SDP Biased Series - SOT23-6 RoHS Pb e3 Description This new SDP Biased series provides overvoltage protection for applications such as VDSL2, ADSL2, and ADSL2+ with minimal effect on data signals. This
More informationBoard Design Guidelines for Intel Programmable Device Packages
Board Design Guidelines for Intel Programmable Device Packages AN-114 2017.02.24 Subscribe Send Feedback Contents Contents 1 Board Design Guidelines for Intel Programmable Device Packages...3 1.1 Overview
More informationMulti-Die Packaging How Ready Are We?
Multi-Die Packaging How Ready Are We? Rich Rice ASE Group April 23 rd, 2015 Agenda ASE Brief Integration Drivers Multi-Chip Packaging 2.5D / 3D / SiP / SiM Design / Co-Design Challenges: an OSAT Perspective
More informationWafer Probe card solutions
Wafer Probe card solutions Innovative Solutions to Test Chips in the Semiconductor Industry Our long term experience in the electronic industry and our strong developing and process teams are inspired
More informationShaping Solutions in Advanced Semiconductor Assembly and Test. Pranab Sarma, Product Engineering Manager
Shaping Solutions in Advanced Semiconductor Assembly and Test Pranab Sarma, Product Engineering Manager STATS ChipPAC Overview 2 What we do total turnkey solutions Wafer design Outsourced Semiconductor
More informationBGA Socketing Systems
DATA BOOK BGA-TECH04 (REV. 3/04) BGA Socketing Systems Search for a footprint or build a part number online at www.bgasockets.com Solutions for Virtually Any BGA Application BGA Socket Adapter System Designed
More informationCustom Connectors Overview
Company Overview March 12, 2015 Custom Connectors Overview Tuesday, October 03, 2017 CONNECTOR OVERVIEW Engineering Manufacturing Connector Products HiLo FlexFrame Custom Connectors Standard Connectors
More informationSFC05-4 ChipClamp ΤΜ Flip Chip TVS Diode Array PRELIMINARY Features
Description The SFC05-4 is a quad flip chip TVS array. They are state-of-the-art devices that utilize solid-state siliconavalanche technology for superior clamping performance and DC electrical characteristics.
More informationPatented socketing system for the BGA/CSP technology
Patented socketing system for the BGA/CSP technology Features: ZIF handling & only 40 grams per contact after closing the socket Sockets adapt to all package styles (at present down to 0.40mm pitch): Ceramic
More informationTechSearch International, Inc.
Alternatives on the Road to 3D TSV E. Jan Vardaman President TechSearch International, Inc. www.techsearchinc.com Everyone Wants to Have 3D ICs 3D IC solves interconnect delay problem bandwidth bottleneck
More informationSolder Reflow Guide for Surface Mount Devices Technical Note
Solder Reflow Guide for Surface Mount Devices FPGA-TN-02041 Version 3.8 November 2017 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Reflow... 4 3. Inspection... 4 4. Cleaning Recommendations...
More informationReliability Study of Bottom Terminated Components
Reliability Study of Bottom Terminated Components Jennifer Nguyen, Hector Marin, David Geiger, Anwar Mohammed, and Murad Kurwa Flextronics International 847 Gibraltar Drive Milpitas, CA, USA Abstract Bottom
More informationNear Term Solutions for 3D Memory Stacking (DRAM) Wael Zohni, Invensas Corporation
Near Term Solutions for 3D Memory Stacking (DRAM) Wael Zohni, Invensas Corporation 1 Contents DRAM Packaging Paradigm Dual-Face-Down (DFD) Package DFD-based 4R 8GB RDIMM Invensas xfd Technology Platform
More informationWafer Level Packaging & Bumping A view from a European Service Provider
9 th International IEEE CPMT Symposium on High Density Design, Packaging and Microsystem Integration (HDP 07) 26 th -28 th June 2007 Shanghai, China Wafer Level Packaging & Bumping A view from a European
More informationConstruction of an electrical model of a TQFP100 package with IC-EMC
Construction of an electrical model of a TQFP100 package with IC-EMC A. Boyer INSA-GEI, 135 Av de Rangueil 31077 Toulouse France Contact : alexandre.boyer@insa-toulouse.fr web site : www.ic-emc.org Abstract:
More informationQuad Flat Pack No-Lead (QFN) Micro Dual Flat Pack No-Lead (udfn)
Freescale Semiconductor Application Note AN1902 Rev. 4.0, 9/2008 Quad Flat Pack No-Lead (QFN) Micro Dual Flat Pack No-Lead (udfn) 1.0 Purpose This document provides guidelines for Printed Circuit Board
More informationWafer Probe card solutions
Wafer Probe card solutions Innovative Solutions to Test Chips in the Semiconductor Industry Our long term experience in the electronic industry and our strong developing and process teams are inspired
More informationProducts, Services & Capabilities
Products, Services & Capabilities Toll Free: (800) 404-0204 U.S. Only Tel: (952) 229-8200 Fax: (952) 229-8201 email: info@ironwoodelectronics.com Overview Company Overview Founded 1986 Over 5,000 products
More informationQuad Flat Pack No-Lead (QFN)
Freescale Semiconductor Application Note AN1902 Rev. 3.0, 12/2005 Quad Flat Pack No-Lead (QFN) 1.0 Purpose This document provides guidelines for Printed Circuit Board (PCB) design and assembly. Package
More informationDistributor of mechanical IC samples (dummy components), test boards, kits and SMD production tools and equipment. Frequently Asked Questions
Distributor of mechanical IC samples (dummy components), test boards, kits and SMD production tools and equipment. Frequently Asked Questions What are dummy components?* Dummy components are the exact
More informationNAN YA PCB CORPORATION COMPANY BRIEFING. September 2011 PAGE NYPCB, All Rights Reserved.
COMPANY BRIEFING September 2011 PAGE 1 Safe Harbor Notice Nan Ya PCB s statements of its current expectations are forward-looking statements subject to significant risks and uncertainties and actual results
More informationApplication Note 5363
Surface Laminar Circuit (SLC) Ball Grid Array (BGA) Lead-free Surface Mount Assembly Application Note 5363 Introduction This document outlines the design and assembly guidelines for surface laminar circuitry
More informationTechSearch International, Inc.
Silicon Interposers: Ghost of the Past or a New Opportunity? Linda C. Matthew TechSearch International, Inc. www.techsearchinc.com Outline History of Silicon Carriers Thin film on silicon examples Multichip
More informationSiP Catalyst for Innovation. SWDFT Conference Calvin Cheung ASE Group
SiP Catalyst for Innovation SWDFT Conference Calvin Cheung ASE Group May 31, 2007 Outline Consumer Electronic Market > Consumer Electronics Market Trends > SiP Drives Innovation > SiP Category SiP - Challenges
More informationBringing 3D Integration to Packaging Mainstream
Bringing 3D Integration to Packaging Mainstream Enabling a Microelectronic World MEPTEC Nov 2012 Choon Lee Technology HQ, Amkor Highlighted TSV in Packaging TSMC reveals plan for 3DIC design based on silicon
More informationULL0402FC05C. Description. Mechanical characteristics PIN CONFIGURATION. SMART Phones Portable Electronics SMART Cards
LOW CAPACITANCE unbumped flip chip tvs array Description The ULLC0402FC05C Flip Chip employs advanced silicon P/N junction technology for unmatched board-level transient voltage protection against Electrostatic
More informationComparison & highlight on the last 3D TSV technologies trends Romain Fraux
Comparison & highlight on the last 3D TSV technologies trends Romain Fraux Advanced Packaging & MEMS Project Manager European 3D Summit 18 20 January, 2016 Outline About System Plus Consulting 2015 3D
More informationEXCELLENT FOR MASS PRODUCTION THESE SOP IC SOCKETS RESIST VIBRATION AND SHOCK
EXCELLENT FOR MSS PRODUCTION THESE SOP IC SOCKETS RESIST VIRTION ND SHOCK SOP IC SOCKETS (600 mil contacts 1.27mm pitch) SSOP IC SOCKETS (600 mil contacts 0.8mm pitch) Compliance with RoHS Directive FETURES
More informationApplication Note AN-1028 Design, Integration and Rework Guidelines for BGA and LGA Packages
Application Note AN-1028 Design, Integration and Rework Guidelines for BGA and LGA Packages Table of Contents Page Design considerations...2 Substrate...2 PCB layout...2 Solder mask openings...3 Terminations...4
More informationChapter 1 Introduction of Electronic Packaging
Chapter 1 Introduction of Electronic Packaging 1 Introduction of Electronic Packaging 2 Why Need Package? IC Foundry Packaging house Module Sub-system Product 3 Concept of Electric Packaging 4 Moore s
More informationEmbedded UTCP interposers for miniature smart sensors
Embedded UTCP interposers for miniature smart sensors T. Sterken 1,2, M. Op de Beeck 2, Tom Torfs 2, F. Vermeiren 1,2, C. Van Hoof 2, J. Vanfleteren 1,2 1 CMST (affiliated with Ugent and IMEC), Technologiepark
More informationPhysical Design Implementation for 3D IC Methodology and Tools. Dave Noice Vassilios Gerousis
I NVENTIVE Physical Design Implementation for 3D IC Methodology and Tools Dave Noice Vassilios Gerousis Outline 3D IC Physical components Modeling 3D IC Stack Configuration Physical Design With TSV Summary
More information25 mil Pitch, IEEE 1284 Termination Thin Film Surface Mount Resistor, Capacitor, Diode
End of Life Dec-2017 VSSX1284 25 mil Pitch, IEEE 1284 Termination Thin Film Surface Mount Resistor, Capacitor, Diode Product is pictured larger than actual size to show detail Vishay has upgraded the standard
More informationApplication Note. Pyramid Probe Cards
Application Note Pyramid Probe Cards Innovating Test Technologies Pyramid Probe Technology Benefits Design for Test Internal pads, bumps, and arrays High signal integrity Rf and DC on same probe card Small
More informationNAN YA PCB CORPORATION COMPANY BRIEFING. March 2015 PAGE NYPCB, All Rights Reserved.
COMPANY BRIEFING March 2015 PAGE 1 Safe Harbor Notice Nan Ya PCB s statements of its current expectations are forward-looking statements subject to significant risks and uncertainties and actual results
More informationLCD and Camera EMI Filter Array with ESD Protection
LCD and Camera EMI Filter Array with ESD Protection Features Six and eight channels of EMI filtering with integrated ESD protection 0.4mm pitch, 15-bump, 2.360mm x 1.053mm footprint Chip Scale Package
More informationUsing MLOs to Build Vertical Technology Space Transformers
Presentation to Southwest Test Workshop 2002 Using MLOs to Build Vertical Technology Space Transformers Bill Fulton and Bill Pardee Wentworth Laboratories Overview 1. Terminology 2. Benefits of MLOs vs
More informationPb-free Update For the PSMC
Pb-free Update For the PSMC 31 October 2017 Chair, PERM Steering Committee +1 978-858-9820 (tel) This document does not contain technology or technical data controlled under either the U.S. International
More informationLow Capacitance ESD Protection - SP3002 Series. Description. Features I/O 4 I/O 3. Applications
SP3002 Series 0.85pF Diode Array RoHS Pb GREEN Description The SP3002 has ultra low capacitance rail-to-rail diodes with an additional zener diode fabricated in a proprietary silicon avalanche technology
More informationNARROW PITCH (0.4 mm) CONNECTORS F4S SERIES
NARROW-PITCH, THIN AN SLIM CONNECTOR FOR BOAR-TO-FPC CONNECTION FEATURES 1. Space-saving (3.6 mm widthwise) The required space is smaller than our F4 series (40-contact type): 27% smaller, 38% smaller
More informationFUJITSU SEMICONDUCTOR. For further information please contact:
FUJITSU SEMICONDUCTOR LIMITED Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku okohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/ IC For further
More informationDesign and Assembly Process Implementation for BGAs
ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Design and Assembly Process Implementation for BGAs Developed by the Device Manufacturers Interface Committee of IPC October 25, 2000 Users of this standard
More informationAn integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping
An integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping Yuan-Ping Tseng/ An-Hong Liu TD center ChipMOS Technologies Inc. June 5, 2001 1
More informationCompany Overview March 12, Company Overview. Tuesday, October 03, 2017
Company Overview Tuesday, October 03, 2017 HISTORY 1987 2001 2008 2016 Company started to design and manufacture low-cost, highperformance IC packages. Focus on using advanced organic substrates to reduce
More informationSMAFTI Package Technology Features Wide-Band and Large-Capacity Memory
SMAFTI Package Technology Features Wide-Band and Large-Capacity Memory KURITA Yoichiro, SOEJIMA Koji, KAWANO Masaya Abstract and NEC Corporation have jointly developed an ultra-compact system-in-package
More information3-D Package Integration Enabling Technologies
3-D Package Integration Enabling Technologies Nanium - Semi Networking Day David Clark - Choon Heung Lee - Ron Huemoeller June 27th, 2013 Enabling a Microelectronic World Mobile Communications Driving
More informationML Varistor Series. Surface Mount Varistors
Pb The ML Series family of Transient Voltage Surge Suppression devices is based on the Littelfuse Multilayer fabrication technology. These components are designed to suppress a variety of transient events,
More informationThe 2.5 mm wide ultra-slim body contributes to further miniaturization and functionality enhancement of target equipment.
Compliance with RoHS Directive The 2.5 mm wide ultra-slim body contributes to further miniaturization and functionality enhancement of target equipment. FEATURES 1. 2.5 mm wide ultra-slim two-piece connectors
More informationPackaging Innovation for our Application Driven World
Packaging Innovation for our Application Driven World Rich Rice ASE Group March 14 th, 2018 MEPTEC / IMAPS Luncheon Series 1 What We ll Cover Semiconductor Roadmap Drivers Package Development Thrusts Collaboration
More informationTechnology Platform and Trend for SiP Substrate. Steve Chiang, Ph.D CSO of Unimicron Technology
Technology Platform and Trend for SiP Substrate Steve Chiang, Ph.D CSO of Unimicron Technology Contents Unimicron Introduction SiP Evolution Unimicron SiP platform - PCB, RF, Substrate, Glass RDL Connector.
More informationMPS2R Datasheet 100 MHz 6 GHz 40 W RoHS-Compliant Monolithic SPDT PIN Switch
MPS2R11-608 Datasheet 100 MHz 6 GHz 40 W RoHS-Compliant Monolithic SPDT PIN Switch Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability
More informationIPC-D-859. Design Standard for Thick Film Multilayer Hybrid Circuits ANSI/IPC-D-859. The Institute for. Interconnecting
The Institute for Interconnecting and Packaging Electronic Circuits Design Standard for Thick Film Multilayer Hybrid Circuits ANSI/ Original Publication December 1989 A standard developed by the Institute
More informationApplications, Processing and Integration Options for High Dielectric Constant Multi-Layer Thin-Film Barium Strontium Titanate (BST) Capacitors
Applications, Processing and Integration Options for High Dielectric Constant Multi-Layer Thin-Film Barium Strontium Titanate (BST) Capacitors Agenda Introduction What is BST? Unique Characteristics of
More informationTest Development Validation Production. Micro-BGA Socketing System BGA Socket Adapter System Flip-Top BGA Socket BGA Interposer
Test Development Validation Production Micro-BGA Socketing System BGA Socket Adapter System Flip-Top BGA Socket BGA Interposer BGA Socket Adapter Systems Micro-BGA Socket Adapter System 0.50mm and 0.65mm
More information6 Channel EMI Filter Array with ESD Protection
6 Channel EMI Filter Array with ESD Protection Features Six channels of EMI filtering for data ports Pi-style EMI filters in a capacitor-resistor-capacitor (C-R-C) network Greater than 32dB attenuation
More informationSP724 Series 3pF 8kV Rail Clamp Array
SP74 Series pf 8kV Rail Clamp Array RoHS Pb GREEN Description Pinout Functional Block Diagram V+ IN V- SP74 (SOT-) TOP VIEW, 4 AND 6 IN. The NOTES: design of the SP74 SCR/Diode ESD Protection Arrays are
More informationIC Obsolescence Solutions
Company Overview March 12, 2015 Tuesday, October 03, 2017 IC FOOTPRINT CONVERSION ADAPTERS REPLACE OBSOLETE ICs WITHOUT RE-SPINNING YOUR PCB An IC Adapter is a small PCB designed that: Has a circuit and
More informationKatana RFx: A New Technology for Testing High Speed RF Applications Within TI
Katana RFx: A New Technology for Testing High Speed RF Applications Within TI Compan Logo Probe Test Solutions Manager Overview Introduction Objectives Procedures Results Summary Follow-On Work 2 Introduction
More information3D & Advanced Packaging
Tuesday, October 03, 2017 Company Overview March 12, 2015 3D & ADVANCED PACKAGING IS NOW WITHIN REACH WHAT IS NEXT LEVEL INTEGRATION? Next Level Integration blends high density packaging with advanced
More informationStudy of Various PCBA Surface Finishes
Study of Various PCBA Surface Finishes Georgie Thein, David Geiger, and Murad Kurwa Flextronics International Milpitas, California Abstract In this study various printed circuit board surface finishes
More informationTest Development Validation Production. Micro-BGA Socketing Systems BGA Socket Adapter Systems Flip-Top BGA Sockets BGA Interposers
Test Development Validation Production Micro-BGA Socketing Systems BGA Socket Adapter Systems Flip-Top BGA Sockets BGA Interposers BGA Socket Adapter Systems Micro-BGA Socket Adapter System 0.50mm and
More informationECE 5745 Complex Digital ASIC Design Topic 7: Packaging, Power Distribution, Clocking, and I/O
ECE 5745 Complex Digital ASIC Design Topic 7: Packaging, Power Distribution, Clocking, and I/O Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5745
More informationCM6200. Advance Information EMI Filters with ESD Protection for Microphone Interface
dvance Information EMI Filters with ESD Protection for Microphone Interface Description ON Semiconductor s CM6200 is a 3x3, 8 bump EMI filter with ESD protection device for microphone interface applications
More informationSolder Reflow Guide for Surface Mount Devices
April 2008 Introduction Technical Note TN1076 This technical note provides general guidelines for a solder reflow and rework process for Lattice surface mount products. The data used in this document is
More informationFrom 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon. CEA. All rights reserved
From 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon Agenda Introduction 2,5D: Silicon Interposer 3DIC: Wide I/O Memory-On-Logic 3D Packaging: X-Ray sensor Conclusion
More informationTypical Performance 1. 2 OIP3 _ measured with two tones at an output of 0 dbm per tone separated by 1 MHz. RFout
Device Features 3 ~ 3.3V supply No Dropping Resistor Required No matching circuit needed Lead-free/Green/RoHS compliant SOT-343 package Product Description BeRex s BGS6 is a high SiGe HBT MMIC amplifier,
More informationAdvancing high performance heterogeneous integration through die stacking
Advancing high performance heterogeneous integration through die stacking Suresh Ramalingam Senior Director, Advanced Packaging European 3D TSV Summit Jan 22 23, 2013 The First Wave of 3D ICs Perfecting
More informationonlinecomponents.com
0.9 For FPC FPC connectors (0.3mm pitch) Back lock Y3B Series New FEATURES 1. Slim and low profile design (Pitch: 0.3 mm) The use of a back lock mechanism enables a 3.15 mm (with lever) low profile design.
More informationHybrid Couplers 3dB, 90º Type PC2025A2100AT00
GENERAL DESCRIPTION The PC2025A2100AT00 is a RoHS compliant low profile wideband 3dB hybrid coupler which can support mobile applications, including PCS and DCS applications. The power coupler series of
More informationIMEC CORE CMOS P. MARCHAL
APPLICATIONS & 3D TECHNOLOGY IMEC CORE CMOS P. MARCHAL OUTLINE What is important to spec 3D technology How to set specs for the different applications - Mobile consumer - Memory - High performance Conclusions
More informationAQ1003 Series - 30pF 30kV Unidirectional Discrete TVS
General Purpose ESD Protection - SP003 AQ003 Series AQ003 Series - 30pF 30kV Unidirectional Discrete TVS RoHS Pb GREEN Description This diode is fabricated in a proprietary silicon avalanche technology
More informationInnovative 3D Structures Utilizing Wafer Level Fan-Out Technology
Innovative 3D Structures Utilizing Wafer Level Fan-Out Technology JinYoung Khim #, Curtis Zwenger *, YoonJoo Khim #, SeWoong Cha #, SeungJae Lee #, JinHan Kim # # Amkor Technology Korea 280-8, 2-ga, Sungsu-dong,
More informationApplication Note for Molded Plastic QFN Packages. GaAs Monolithic Packaged Microwave IC. 1. General considerations on plastic molded packages
Application Note for Molded Plastic QFN Packages GaAs Monolithic Packaged Microwave IC 1. General considerations on plastic molded packages Surface Mount Device type packages (SMD*) for microwave applications
More informationSFC ChipClamp ΤΜ Flip Chip TVS Diode with T-Filter PRELIMINARY Features
Description The SFC2282-50 is a low pass T-filter with integrated TVS diodes. It is designed to provide bidirectional filtering of EMI/RFI signals and electrostatic discharge (ESD) protection in portable
More information2 Channel Headset EMI Filter with ESD Protection
2 Channel Headset EMI Filter with ESD Protection Features Two channels of EMI filtering, one for a microphone and one for an earpiece speaker Pi-style EMI filters in a capacitor-resistor-capacitor (C-R-C)
More informationML Varistor Series. Surface Mount Varistors. Features. Size Metric EIA
The ML Series family of Transient Voltage Surge Suppression devices is based on the Littelfuse Multilayer fabrication technology. These components are designed to suppress a variety of transient events,
More informationPogo Pin / Spring Probe. Custom Configurations. Test & Burn-in (ZIF) SOCKET SOLUTIONS. Up to 40 GHz. Prototyping. Production.
, PROTOTYPING How to Choose The Right Socket Finding the right socket for your project is easy. Gathering the following key characteristics will assist you in finding the correct ET part number: 1. Pin
More information