IDT7134SA/LA. HIGH-SPEED 4K x 8 DUAL-PORT STATIC SRAM
|
|
- Britton Burke
- 5 years ago
- Views:
Transcription
1 Features High-speed access : 5/45//7 (max.) Industrial: / (max.) Commercial: 2//5/45//7 (max.) Low-power operation IDT714 Active: 7mW (typ.) Standby: 5mW (typ.) IDT714 Active: 7mW (typ.) Standby: 1mW (typ.) HIGH-SPEED 4K x 8 DUAL-PORT STATIC SRAM IDT714/ LEAD FINISH (SnPb) ARE IN EOL PROCESS - ST TIME BUY EXPIRES JUNE, 218 Fully asynchronous operation from either port Battery backup operation 2V data retention ( only) TTL-compatible; single 5V (±1%) power supply Available in 48-pin DIP, LCC, Flatpack and 52-pin PLCC product compliant to MIL-PRF-5 QML Industrial temperature range ( 4 C to + C) is available for selected speeds Green parts available, see ordering information Functional Block Diagram R/WL CEL R/WR CER OEL OER I/OL- I/O7L I/O CONTROL I/O CONTROL I/OR- I/O7R AL- A11L ADDRESS DECODER MEMORY ARRAY ADDRESS DECODER AR- A11R 272 drw Integrated Device Technology, Inc. 1 JANUARY 218 DSC-272/17
2 IDT714/ Description The IDT714 is a high-speed 4K x 8 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same Dual-Port RAM location. The IDT714 provides two independent ports with separate control, address, and I/O pi that permit independent, asynchronous access for reads or writes to any location in memory. It is the user s respoibility to eure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these Dual- Ports typically operate on only 7mW of power. Low-power () versio offer battery backup data retention capability, with each port typically couming 2µW from a 2V battery. The IDT714 is packaged on either a sidebraze or plastic 48-pin DIP, 48-pin LCC, 52-pin PLCC and 48-pin Flatpack. grade product is manufactured in compliance with MIL-PRF-5 QML, making it ideally suited to military temperature applicatio demanding the highest level of performance and reliability. Pin Configuratio (1,2,) EX AL OEL A1L A11L N/C R/WL CEL VCC CER R/WR N/C A11R A1R CEL R/WL A11L A1L OEL AL A1L A2L AL A4L A5L A6L A7L A8L A9L I/O L I/O 1L I/O 2L I/O L I/O 4L I/O 5L I/O 6L I/O 7L GND IDT714P or C P48-1 (4) & C48-2 (4) 48-Pin Top View (5) VCC CER R/WR A11R A1R OER AR A1R A2R AR A4R A5R A6R A7R A8R A9R I/O7R I/O6R I/O5R I/O4R I/OR I/O2R I/O1R I/OR, 272 drw 2 A1L A2L AL A4L A5L A6L A7L A8L A9L I/OL I/O1L I/O2L I/OL EX IDT714J J52-1 (4) Pin PLCC Top View (5) I/O4L AL I/O5L OEL I/O6L A1L I/O7L A11L N/C GND R/WL CEL I/OR VCC I/O1R I/O2R CER I/OR R/WR I/O4R A11R I/O5R A1R I/O6R OER OER AR A1R A2R AR A4R A5R A6R A7R A8R A9R N/C I/O7R 272 drw 1. All VCC pi must be connected to the power supply. 2. All GND pi must be connected to the ground supply.. P48-1 package body is approximately. in x 2.4 in x.18 in. C48-2 package body is approximately.62 in x 2.4 in x. in. J52-1 package body is approximately. in x. in x.17 in. L48-1 package body is approximately.57 in x.57 in x.68 in. F48-1 package body is approxiamtely. in x. in x.11 in. 4. This package code is used to reference the package diagram. 5. This text does not indicate orientation of actual part-marking. A1L A2L AL A4L A5L A6L A7L A8L A9L I/OL I/O1L I/O2L IDT714L48 or F 11 8 L48-1(4) 12 & 7 F48-1(4) Pin LCC/Flatpack 5 Top View(5) I/OL I/O4L I/O5L I/O6L I/O7L GND I/OR I/O1R I/O2R I/OR I/O4R I/O5R AR A1R A2R AR A4R A5R A6R A7R A8R A9R I/O7R I/O6R 272 drw 4, 2
3 IDT714/ Absolute Maximum Ratings (1) Symbol Rating Commercial & Industrial VTERM (2) TBIAS TSTG PT () Terminal Voltage with Respect to GND Temperature Under Bias Storage Temperature Power Dissipation Unit -.5 to to +7. V - to to +15 o C -65 to to + o C W Recommended Operating Temperature and Supply Voltage (1,2) Grade Ambient Temperature GND Vcc - O C to +1 O C V 5.V + 1% Commercial O C to +7 O C V 5.V + 1% Industrial -4 O C to + O C V 5.V + 1% 1. This is the parameter TA. This is the "itant on" case temperature. 272 tbl IOUT DC Output Current tbl 1 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditio above those indicated in the operational sectio of this specification is not implied. Exposure to absolute maximum rating conditio for extended periods may affect reliability. 2. VTERM must not exceed Vcc + 1% for more than %of the cycle time or 1 maximum, and is limited to < 2 for the period of VTERM > Vcc +1%.. VTERM = 5.5V. Recommended DC Operating Conditio Symbol Parameter Min. Typ. Max. Unit VCC Supply Voltage V GND Ground V VIH Input High Voltage (2) V Capacitance (1) (TA = + C, f = 1.MHz) Symbol Parameter Conditio (2) Max. Unit CIN Input Capacitance VIN = dv 11 pf VIL Input Low Voltage -.5 (1).8 V 1. VIL (min.) > -1.5V for pulse width less than VTERM must not exceed Vcc + 1%. 272 tbl 4 COUT Output Capacitance VOUT = dv 11 pf 272 tbl 2 1. This parameter is determined by device characterization but is not production tested. 2. dv references the interpolated capacitance when the input and output signals switch from V to V and from V to V. DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VCC = 5V ± 1%) Symbol Parameter Test Conditio Min. Max. Min. Max. Unit ILI Input Leakage Current (1) VCC = 5.5V, VIN = V to VCC ILO Output Leakage Current CE - VIH, VOUT = V to VCC 1 5 µa 1 5 µa VOL Output Low Voltage IOL = V IOL = V VOH Output High Voltage IOH = V 1. At Vcc < 2.V input leakages are undefined. 272 tbl 5
4 IDT714/ DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (1,2) (VCC = 5.V ± 1%) 714X2 Com'l Only 714X Com'l & Ind 714X5 Com'l & Symbol Parameter Test Condition Version Typ. Max. Typ. Max. Typ. Max. Unit ICC ISB1 ISB2 ISB Dynamic Operating Current (Both Ports Active) Standby Current (Both Ports - TTL Level Inputs) Standby Current (One Port - TTL Level Inputs) Full Standby Current (Both Ports - CMOS Level Inputs) CE = VIL Outputs Disabled f = fmax () CEL and CER = VIH f = fmax () CE"A" = VIL and CE"B" = VIH Active Port Outputs Disabled, f=fmax () Both Ports CEL and CER > VCC -.2V VIN > VCC -.2V or VIN <.2V, f = () ISB4 Full Standby Current (One Port - CMOS Level Inputs) One Port CE"A" or CE"B" > VCC -.2V VIN > VCC -.2V or VIN <.2V Active Port Outputs Disabled, f = fmax () tbl 6a 714X45 Com'l & 714X Com'l, Ind & 714X7 Com'l & Symbol Parameter Test Condition Version Typ. Max. Typ. Max. Typ. Max. Unit ICC Dynamic Operating Current (Both Ports Active) CE = VIL Outputs Disabled f = fmax () ISB1 Standby Current (Both Ports - TTL Level Inputs) CEL and CER = VIH f = fmax () ISB2 Standby Current (One Port - TTL Level Inputs) CE"A" = VIL and CE"B" = VIH Active Port Outputs Disabled, f=fmax () ISB Full Standby Current (Both Ports - CMOS Level Inputs) Both Ports CEL and CER > VCC -.2V VIN > VCC -.2V or VIN <.2V, f = () ISB4 Full Standby Current (One Port - CMOS Level Inputs) One Port CE"A" or CE"B" > VCC -.2V VIN > VCC -.2V or VIN <.2V Active Port Outputs Disabled, f = fmax () 'X' in part number indicates power rating ( or ). 2. VCC = 5V, TA = + C for typical, and parameters are not production tested.. fmax = 1/tRC = All inputs cycling at f = 1/tRC (except Output Enable). f = mea no address or control lines change. Applies only to inputs at CMOS level standby ISB. 272 tbl 6b 4
5 IDT714/ Data Retention Characteristics Over All Temperature Ranges ( Version Only) VLC =.2V, VHC = VCC -.2V Symbol Parameter Test Condition Min. Typ. (1) Max. Unit VDR VCC for Data Retention VCC = 2V 2. V ICCDR Data Retention Current CE > VHC VIN > VHC or < VLC MIL. &. 1 4 µa. 1 tcdr () Chip Dese lect to Data Retention Time tr () Operation Recovery Time trc (2) 1. VCC = 2V, TA = + C, and are not production tested. 2. trc = Read Cycle Time.. This parameter is guaranteed by device characterization, but not production tested. 272 tbl 7 Data Retention Waveform DATA RETENTION MODE VCC tcdr 4.5V VDR 2V 4.5V tr CE VIH VDR VIH 272 drw 5 AC Test Conditio Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load GND to.v 5 1.5V 1.5V Figures 1 and tbl 8 +5V +5V DATAOUT 1Ω DATAOUT 1Ω 7Ω pf 7Ω 5pF * 272 drw 6, 272 drw 7, Figure 1. AC Output Test Load Figure 2. Output Test Load (for tlz, thz, twz, tow) *Including scope and jig 5
6 IDT714/ AC Electrical Characteristics Over the Operating Temperature and Supply Voltage () 714X2 Com'l Only 714X Com'l & Ind 714X5 Com'l & Symbol Parameter Min. Max. Min. Max. Min. Max. Unit READ CYCLE trc Read Cycle Time 2 5 taa Address Access Time 2 5 tace Chip Enable Access Time 2 5 taoe Output Enable Access Time 2 toh Output Hold from Address Change tlz Output Low-Z Time (1,2) thz Output High-Z Time (1,2) 2 tpu Chip Enable to Power Up Time (2) tpd Chip Disable to Power Down Time (2) tbl 9a 714X45 Com'l & 714X Com'l, Ind & 714X7 Com'l & Symbol Parameter Min. Max. Min. Max. Min. Max. Unit READ CYCLE trc Read Cycle Time 45 7 taa Address Access Time 45 7 tace Chip Enable Access Time 45 7 taoe Output Enable Access Time 4 toh Output Hold from Address Change tlz Output Low-Z Time (1,2) thz Output High-Z Time (1,2) 2 tpu Chip Enable to Power Up Time (2) tpd Chip Disable to Power Down Time (2) Traition is measured mv from Low or High-impedance voltage with the Output Test Load (Figure 2). 2. This parameter is guaranteed by device characterization, but is not production tested.. 'X' in part number indicates power rating ( or ). 272 tbl 9b 6
7 IDT714/ Timing Waveform of Read Cycle No. 1, Either Side (1,2,4) ADDRESS trc toh taa (5) toh DATAOUT PREVIOUS DATA VALID DATA VALID 272 drw 8 Timing Waveform of Read Cycle No. 2, Either Side (1,) tace CE taoe (4) thz (2) OE tlz (1) thz (2) DATAOUT VALID DATA (4) ICC CURRENT ISB tpu 5% tlz (1) tpd 5% 272 drw 9 1. Timing depends on which signal is asserted last, OE or CE. 2. Timing depends on which signal is de-asserted first, OE or CE.. R/W = VIH. 4. Start of valid data depends on which timing becomes effective, taoe, tace or taa 5. taa for RAM Address Access and ta for Semaphore Address Access. 7
8 IDT714/ AC Electrical Characteristics Over the Operating Temperature and Supply Voltage (5) 714X2 Com'l Only 714X Com'l & Ind 714X5 Com'l & Symbol Parameter Min. Max. Min. Max. Min. Max. Unit WRITE CYCLE twc Write Cycle Time 2 5 tew Chip Enable to End-of-Write 2 taw Address Valid to End-of-Write 2 tas Address Set-up Time twp Write Pulse Width 2 twr Write Recovery Time tdw Data Valid to End-of-Write 2 thz Output High-Z Time (1,2) 2 tdh Data Hold Time () twz Write Enable to Output in High-Z (1,2) 2 tow Output Active from End-of-Write (1,2,) twdd Write Pulse to Data Delay (4) tddd Write Data Valid to Read Data Delay (4) tbl 1a 714X45 Com'l & 714X Com'l, Ind & 714X7 Com'l & Symbol Parameter Min. Max. Min. Max. Min. Max. Unit WRITE CYCLE twc Write Cycle Time 45 7 tew Chip Enable to End-of-Write taw Address Valid to End-of-Write tas Address Set-up Time twp Write Pulse Width twr Write Recovery Time tdw Data Valid to End-of-Write 2 thz Output High-Z Time (1,2) 2 tdh Data Hold Time () twz Write Enable to Output in High-Z (1,2) 2 tow Output Active from End-of-Write (1,2,) twdd Write Pulse to Data Delay (4) tddd Write Data Valid to Read Data Delay (4) tbl 1b 1. Traition is measured mv from Low or High-impedance voltage with Output Test Load (Figure 2). 2. This parameter is guaranteed by device characterization, but is not production tested.. The specification for tdh must be met by the device supplying write data to the RAM under all operating conditio. Although tdh and tow values will vary over voltage and temperature, the actual tdh will always be smaller than the actual tow. 4. Port-to-port delay through RAM cells from writing port to reading port, refer to Timing Waveform of Write with Port-to-Port Read. 5. 'X' in part number indicates power rating ( or ). 8
9 IDT714/ Timing Waveform of Write with Port-to-Port Read (1,2,) twc ADDR "A" MATCH R/W "A" (1) twp taw tdw DATAIN "A" VALID ADDR "B" MATCH twdd DATAOUT "B" 1. Write cycle parameters should be adhered to, in order to eure proper writing. 2. CEL = CER = VIL. OE"B" = VIL.. Port "A" may be either left or right port. Port "B" is the opposite from port "A". tddd VALID 272 drw 1 Timing Waveform of Write Cycle No. 1, R/W Controlled Timing (1,5,8) ADDRESS twc OE tas (6) taw twr () CE (2) twp (7) thz R/W (7) tlz twz (7) tow thz (7) DATAOUT (4) (4) tdw tdh DATAIN 272 drw R/W or CE must be HIGH during all address traitio. 2. A write occurs during the overlap (tew or twp) of a CE =VIL and R/W = VIL.. twr is measured from the earlier of CE or R/W going to VIH to the end-of-write cycle. 4. During this period, the I/O pi are in the output state, and input signals must not be applied. 5. If the CE = VIL traition occurs simultaneously with or after the R/W = VIL traition, the outputs remain in the High-impedance state. 6. Timing depends on which enable signal (CE or R/W) is asserted last. 7. This parameter is guaranteed by device characterization, but is not production tested. Traition is measured mv from steady state with the Output Test Load (Figure 2). 8. If OE = VIL during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tdw) to allow the I/O drivers to turn off data to be placed on the bus for the required tdw. If OE = VIH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp. 9
10 IDT714/ Timing Waveform of Write Cycle No. 2, CE Controlled Timing (1,4) ADDRESS CE taw twc tas (5) tew (2) twr () R/W tdw tdh DATAIN 272 drw R/W or CE must be HIGH during all address traitio. 2. A write occurs during the overlap (tew or twp) of a CE =VIL and R/W = VIL.. twr is measured from the earlier of CE or R/W going HIGH to the end-of-write cycle. 4. If the CE LOW traition occurs simultaneously with or after the R/W LOW traition, the outputs remain in the High-impedance state. 5. Timing depends on which enable signal (CE or R/W) is asserted last. Functional Description The IDT714 provides two ports with separate control, address, and I/O pi that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by CE. The CE controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected (CE HIGH). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (OE). In the read mode, the port s OE tur on the output drivers when set LOW. Non-contention READ/WRITE conditio are illustrated intruth Table I. Truth Table I Read/Write Control Left or Right Port (1) R/W CE OE D-7 Function X H X Z Port Deselected and in Power-Down Mode, ISB2 or ISB4 X H X Z CER = CEL = H, Power Down Mode ISB1 or ISB L L X DATAIN Data on port written into memory H L L DATAOUT Data in memory output on port X X H Z High impedance outputs NOTE: 1. AL - A11L AR - A11R "H" = VIH, "L" = VIL, "X" = Don t Care, and "Z" = High Impedance 272 tbl 11 1
11 IDT714/ Ordering Information XXXX A 999 A A A Device Type Power Speed Package Process/ Temperature Range A Blank 8 Blank I (1) B G (2) P C J L F () Tube or Tray Tape and Reel Commercial ( C to +7 C) Industrial (-4 C to + C) (- C to +1 C) Compliant to MIL-PRF-5 QML Green 48-pin Plastic DIP (P48-1) 48-pin Ceramic DIP (C48-2) 52-pin PLCC (J52-1) 48-pin LCC (L48-1) 48-pin Ceramic Flatpack (F48-1) Commercial Only Commercial & Industrial Commercial & Commercial & Commercial, Industrial & Commercial & Low Power Standard Power Speed in nanoseconds Contact your local sales office for industrial temp. range for other speeds, packages and powers. 2. Green parts available. For specific speeds, packages and powers contact your local sales office. LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP For "P", plastic DIP, when ordering green package the suffix is "PDG". 2K (4K x 8-Bit) Dual-Port RAM 272 drw 1 Datasheet Document History //99: Initiated datasheet document history Converted to new format Cosmetic and typographical correctio Pages 2 Added additional notes to pin configuratio 6/9/99: Changed drawing format 1/1/99: Added Industrial Temperature Ranges and removed corresponding notes 11/1/99: Replaced IDT logo 12/22/99: Page 1 Made correctio to drawing //: Corrected block diagram and pin configuratio Changed ±5mV to mv 1/12/: Pages 1 2 Moved "Description to page 2 and adjusted page layout Page 1 Added " only)" to paragraph Page 2 Fixed P48-1 package description Page Increased storage temperature parameters Clarified TA parameter Page 4 DC Electrical parameters changed wording from "open" to "disabled" Page 1 Fixed Truth Table specification in "Functional Description" paragraph 1/17/6: Page 1 Added green availability to features Page 11 Added green indicator to ordering information Page 1 & 11 Replaced old IDTTM with new IDTTM logo 8/12/8: Page 11 Corrected typo in the ordering information 11
12 IDT714/ Datasheet Document History (con't.) 1/21/8: Page 11 Removed "IDT" from orderable part number 2/4/1: Page 1, 4, 6 & 8 Removed & Industrial 5 speed grades from Features and corrected the headers of the DC Chars and AC Chars tables to indicate this change Page 11 Added T& R indicator to and removed & Industrial 5 speed grades from the ordering information 1/11/18: Page 2 Typo/correction Product Discontinuation Notice - PDN# SP-17-2 Last time buy expires June, 218 CORPORATE HEADQUARTERS for LES: for Tech Support: 624 Silver Creek Valley Road or San Jose, CA 18 fax: DualPortHelp@idt.com The IDT logo is a registered trademark of Integrated Device Technology, Inc. 12
HIGH-SPEED 4K x 8 FourPort TM STATIC RAM
Features High-speed access Commercial: // (max.) Industrial: (max.) ow-power operation IDT754 Active: 75mW (typ.) tandby: 7.5mW (typ.) IDT754 Active: 75mW (typ.) tandby: mw (typ.) True FourPort memory
More informationIDT7132SA/LA IDT7142SA/LA
HIGH SPEED 2K x 8 DUAL PORT STATIC RAM IDT7132/ IDT7142/ Features High-speed access Commercial: //35/55/1 (max.) Industrial: (max.) : /35/55/1 (max.) Low-power operation IDT7132/42 Active: 3mW (typ.) Standby:
More informationCMOS Static RAM 1 Meg (128K x 8-Bit) Revolutionary Pinout
CMOS Static RAM 1 Meg (K x -Bit) Revolutionary Pinout IDT714 Features K x advanced high-speed CMOS static RAM JEDEC revolutionary pinout (center power/gnd) for reduced noise Equal access and cycle times
More informationHIGH SPEED 4K X 8 DUAL-PORT STATIC RAM WITH SEMAPHORE
HIGH SPEED 4K X 8 DUAL-PORT STATIC RAM WITH SEMAPHORE IDT7142/ Features High-speed access Commercial: 2//5/45//7 (max.) Industrial: (max.) Low-power operation IDT7142 Active: 7mW (typ.) Standby: 5mW (typ.)
More informationHIGH SPEED 2K X 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
Features High-speed access Commercial: //35/55 (max.) Industrial: /55 (max.) Low-power operation IDT71321/IDT71421 Active: 3mW (typ.) Standby: 5mW (typ.) IDT71321/421 Active: 3mW (typ.) Standby: 1mW (typ.)
More informationHIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM
HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM IDT713/ IDT714/ Features High-speed access Commercial: //35/55/1 (max.) Industrial: /55/1 (max.) Military: /35/55/1 (max.) Low-power operation IDT713/IDT714 Active:
More informationHIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM
HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM IDT713/ IDT714/ Features High-speed access Commercial: ///55/1 (max.) Industrial: /55/1 (max.) Military: //55/1 (max.) Low-power operation IDT713/IDT714 Active:
More informationIDT7130SA/LA IDT7140SA/LA
HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM IDT713/ IDT714/ Features High-speed access : ///1 (max.) Industrial: /1 (max.) Commercial: ////1 (max.) Low-power operation IDT713/IDT714 Active: mw (typ.) Standby:
More informationIDT71016S/NS. CMOS Static RAM 1 Meg (64K x 16-Bit)
CMOS Static RAM 1 Meg (4K x 1-Bit) IDT711S/NS Features 4K x 1 advanced high-speed CMOS Static RAM Equal access and cycle times Commercial and Industrial: //2 One Chip Select plus one Output Enable pin
More informationIDT71V124SA/HSA. 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Center Power & Ground Pinout
33V CMOS Static RAM 1 Meg (K x -Bit) Center Power & Ground Pinout IDT71VSA/HSA Features K x advanced high-speed CMOS static RAM JEDEC revolutionary pinout (center power/gnd) for reduced noise Equal access
More informationVERY LOW POWER 1.8V 16K/8K/4K x 16 DUAL-PORT STATIC RAM
VERY LOW POWER 1.8V 16K/8K/4K x 16 DUAL-PORT STATIC RAM IDT70P264/254/244L DATASHEET Features True Dual-Ported memory cells which allow simultaneous reads of the same memory location High-speed access
More information3.3V CMOS Static RAM for Automotive Applications 4 Meg (256K x 16-Bit)
.V CMOS Static RAM for Automotive Applicatio Meg (25K x -Bit) IDTVYS IDTVYL Features 25K x advanced high-speed CMOS Static RAM JEDEC Center Power / GND pinout for reduced noise. Equal access and cycle
More informationHIGH-SPEED 3.3V 1K X 8 DUAL-PORT STATIC RAM
HIGH-PEED 3.3V 1K X 8 DUA-PORT TATIC RAM Features High-speed access Commercial: //55 (max.) ow-power operation IDT71V Active: 3mW (typ.) tandby: 5mW (typ.) IDT71V Active: 3mW (typ.) tandby: 1mW (typ.)
More informationHIGH-SPEED 128K x 8 DUAL-PORT STATIC RAM
Features True Dual-Ported memory cells which allow simultaneous reads of the same memory location High-speed access Commercial: /20 (max.) Industrial: 20 (max.) Low-power operation IDT7009L Active: 1W
More informationIDT70V18L. HIGH-SPEED 3.3V 64K x 9 DUAL-PORT STATIC RAM
HIGH-SPEED 3.3V 64K x 9 DUAL-PORT STATIC RAM IDT70V18L LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE, 2018 Features True Dual-Ported memory cells which allow simultaneous access of
More informationHIGH SPEED 3.3V. IDT71V321S/L 2K X 8 DUAL-PORT STATIC RAM WITH INTERRUPTS LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
Features HIGH SPEED 3.3V IDT71V321S/L 2K X 8 DUL-PORT STTIC RM WITH INTERRUPTS LED FINISH (SnPb) RE IN EOL PROCESS - LST TIME BUY EXPIRES JUNE, 18 High-speed access Commercial & Industrial: // (max.) Low-power
More informationHIGH SPEED 128K (8K X 16 BIT) IDT70825S/L SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM )
HIGH SPEED 18K (8K X 16 BIT) SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM ) Features High-speed access Commercial: ///4 (max.) Low-power operation IDT78S Active: 77mW (typ.) Standby: mw (typ.) IDT78L
More informationHIGH SPEED 2K X 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
Features High-speed access Commercial: /25/35/55 (max.) Industrial: 25/55 (max.) Low-power operation IDT71321/IDT71421 ctive: 325mW (typ.) Standby: 5mW (typ.) IDT71321/421 ctive: 325mW (typ.) Standby:
More informationIDT70V28L. HIGH-SPEED 3.3V 64K x 16 DUAL-PORT STATIC RAM
HIGH-SPEED 3.3V 64K x 16 DUAL-PORT STATIC RAM LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE, 2018 IDT70V28L Features True Dual-Ported memory cells which allow simultaneous access of
More informationCMOS SyncFIFO 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
CMOS SyncFIFO 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018 IDT72420 IDT72200 IDT72210 IDT72220 IDT72230 IDT72240
More informationLP621024E-I Series 128K X 8 BIT CMOS SRAM. Document Title 128K X 8 BIT CMOS SRAM. Revision History. AMIC Technology, Corp.
128K X 8 BIT CMOS SRAM Document Title 128K X 8 BIT CMOS SRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue January 14, 2008 Preliminary 1.0 Final version release September 21, 2010
More informationD0 - D8 INPUT REGISTER. RAM ARRAY 64 x 9, 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 OUTPUT REGISTER RESET LOGIC RCLK REN1
CMOS SyncFIFO 64 x 9, 256 x 9, 512 x 9, 1,24 x 9, 2,48 x 9, 4,96 x 9 and 8,192 x 9 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 218 FEATURES: 64 x 9-bit organization (IDT72421)
More informationAS6C K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0 Rev. 1.1 Initial Issue Add package 48-ball 8mm 10mm TFBGA Revised ORDERING INFORMATION in page 11 Jan.09.2012 July.12.2013 0 FEATURES Fast access
More informationAS6C6264 8K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY. Feb
REVISION HISTORY Revision Description Issue Date 1.0 Initial issue Feb 2007 2.0 Add-in industrial temperature option for 28-pin 600 July 2017 mil PDIP. Standby current(isb1) reduced to be 20uA for I-grade
More information8K X 8 BIT LOW POWER CMOS SRAM
February 2007 FEATURES Access time :55ns Low power consumption: Operation current : 15mA (TYP.), VCC = 3.0V Standby current : 1µ A (TYP.), VCC = 3.0V Wide range power supply : 2.7 ~ 5.5V Fully Compatible
More informationCMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1,024 X 9, 2,048 X 9, 4,096 x 9 and 8,192 x 9
Integrated Device Technology, Inc. CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1,24 X 9, 2,48 X 9, 4,96 x 9 and 8,192 x 9 IDT72421 IDT7221 IDT72211 IDT72221 IDT72231 IDT72241 IDT72251 FEATURES: 64 x 9-bit
More informationHIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM
Features True Dual-Ported memory cells which allow simultaneous reads of the same memory location High-speed access Military: 2/2/3//7 (max.) Industrial: (max.) Commercial: //2/2/3/ (max.) ow-power operation
More informationIDT70V05S/L. HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
HIGH-PEED 3.3V 8K x 8 DUA-PORT TATIC RAM IDT7V/ Features True Dual-Ported memory cells which allow simultaneous reads of the same memory location High-speed access Commercial: //2/3/ (max.) Industrial:
More informationIDT7034S/L. HIGH-SPEED 4K x 18 DUAL-PORT STATIC RAM. Features: Functional Block Diagram JUNE 2015
HIGH-PEED 4K x 18 DUA-PORT TATIC RAM IDT7034/ Features: True Dual-Ported memory cells which allow simultaneous reads of the same memory location High-speed access Commercial: / (max.) Industrial: (max.)
More informationHIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
HIGH-PEED 8K x 8 DUA-PORT TATIC RAM EAD FINIH (npb) ARE IN EO PROCE - AT TIME BUY EXPIRE JUNE, 218 Features True Dual-Ported memory cells which allow simultaneous reads of the same memory location High-speed
More informationAT28C16. 16K (2K x 8) CMOS E 2 PROM. Features. Description. Pin Configurations
Features Fast Read Access Time - 150 ns Fast Byte Write - 200 µs or 1 ms Self-Timed Byte Write Cycle Internal Address and Data Latches Internal Control Timer Automatic Clear Before Write Direct Microprocessor
More informationHIGH-SPEED 3.3V 16K x 8 DUAL-PORT STATIC RAM
HIGH-PEED 3.3V 16K x 8 DUA-PORT TATIC RAM IDT7V6/ EAD FINIH (npb) ARE IN EO PROCE - AT TIME BUY EXPIRE JUNE, 18 Features True Dual-Ported memory cells which allow simultaneous reads of the same memory
More informationCMOS PARALLEL-TO-SERIAL FIFO 1,024 x 16
CMOS PARALLEL-TO-SERIAL FIFO IDT72125 FEATURES: 25ns parallel port access time, 35ns cycle time 50MHz serial shift frequency ide x16 organization offering easy expansion Low power consumption (50mA typical)
More informationIDT7008S/L. HIGH-SPEED 64K x 8 DUAL-PORT STATIC RAM. Features. Functional Block Diagram JULY 2004
HIGH-PEED 64K x 8 DUA-PORT TATIC RAM IDT78/ Features True Dual-Ported memory cells which allow simultaneous reads of the same memory location High-speed access Commercial: /2/2/3/ (max.) Industrial: 2/
More information4Mb Async. FAST SRAM Specification
S6R4008V1M, S6R4016V1M, S6R4008C1M S6R4016C1M 4Mb Async. FAST SRAM Specification INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO NETSOL PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING
More informationFAST CMOS OCTAL BUFFER/LINE DRIVER
FAST CMOS OCTAL BUFFER/LINE DRIVER IDT54/74FCT244T/AT/CT FEATURES: Std., A, and C grades Low input and output leakage 1µA (max.) CMOS power levels True TTL input and output compatibility: VOH = 3. (typ.)
More information256K x 16 4Mb Asynchronous SRAM
FP-BGA Commercial Temp Industrial Temp 256K x 16 4Mb Asynchronous SRAM GS74117AX 8, 10, 12 ns 3.3 V V DD Center V DD and V SS Features Fast access time: 8, 10, 12 ns CMOS low power operation: 130/105/95
More informationHIGH SPEED 64K (4K X 16 BIT) IDT70824S/L SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM )
HIGH PEED 64K (4K X 16 BIT) IDT784/ EQUENTIA ACCE RANDOM ACCE MEMORY (ARAM ) Features High-speed access : /4 (max.) Commercial: ///4 (max.) ow-power operation IDT784 Active: 77mW (typ.) tandby: mw (typ.)
More informationIDT54/74FCT541/A/C FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM
FAST CMOS OCTAL BUFFER/LINE DRIVER IDT/7FCT/A/C FEATURES: IDT/7FCT equivalent to FAST speed and drive IDT/7FCTA % faster than FAST IDT/7FCTC up to % faster than FAST IOL = ma (commercial) and 8mA (military)
More informationIDT54/74FCT244/A/C FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES: OEA OEB DA1 OA1 DB1 OB1 DA2 OA2 OB2 DB2 DA3 OA3
FAST CMOS OCTAL BUFFER/LINE DRIVER IDT/7FCT/A/C FEATURES: IDT/7FCTA equivalent to FAST speed and drive IDT/7FCTA % faster than FAST IDT/7FCTC up to % faster than FAST IOL = ma (commercial) and 8mA (military)
More information64K x 16 1Mb Asynchronous SRAM
TSOP, FP-BGA Commercial Temp Industrial Temp 64K x 16 1Mb Asynchronous SRAM GS71116AGP/U 7, 8, 10, 12 ns 3.3 V V DD Center V DD and V SS Features Fast access time: 7, 8, 10, 12 ns CMOS low power operation:
More informationHIGH-SPEED 3.3V 32K x 16 DUAL-PORT STATIC RAM
HIGH-PEED.V 2K x 16 DUA-PORT TATIC RAM IDT7V27/ Features: True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed access Commercial: /2/2// (max.) Industrial:
More informationHIGH-SPEED 3.3V 32K x 8 DUAL-PORT STATIC RAM
HIGH-PEED.V 2K x 8 DUA-PORT TATIC RAM PREIMINARY Features True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed access Commercial: /5/ (max.) ow-power operation
More informationHIGH-SPEED 3.3V 16K x 16 DUAL-PORT STATIC RAM
HIGH-PEED.V 16K x 16 DUA-PORT TATIC RAM IDT7V261/ EAD FINIH (npb) ARE IN EO PROCE - AT TIME BUY EXPIRE JUNE 15, 218 Features True Dual-Ported memory cells which allow simultaneous access of the same memory
More informationHIGH-SPEED 3.3V 32K x 8 DUAL-PORT STATIC RAM
HIGH-PEED.V 2K x 8 DUA-PORT TATIC RAM IDT7V7/ EAD FINIH (npb) ARE IN EO PROCE - AT TIME BUY EXPIRE JUNE 15, 218 Features True Dual-Ported memory cells which allow simultaneous access of the same memory
More informationAT28C K (32K x 8) Paged CMOS E 2 PROM. Features. Description. Pin Configurations
AT28C256 Features Fast Read Access Time - 150 ns Automatic Page Write Operation Internal Address and Data Latches for 64-Bytes Internal Control Timer Fast Write Cycle Times Page Write Cycle Time: 3 ms
More informationFAST CMOS SYNCHRONOUS PRESETTABLE BINARY COUNTERS
Integrated Device Technology, Inc. FAST CMOS SYNCHRONOUS PRESETTABLE BINARY COUNTERS IDT54/74FCT161/A/C IDT54/74FCT163/A/C FEATURES: IDT54/74FCT161/163 equivalent to FAST speed IDT54/74FCT161A/163A 35%
More informationIDT70V35/34S/L IDT70V25/24S/L
Features True Dual-Ported memory cells which allow simultaneous reads of the same memory location High-speed access IDT7V Commercial: //2 (max.) Industrial: IDT7V4 Commercial: //2 (max.) IDT7V2 Commercial:
More informationCMOS SRAM. K6T4008C1B Family. Document Title. Revision History. 512Kx8 bit Low Power CMOS Static RAM. Revision No. History. Remark. Draft Date 0.
Document Title 512Kx8 bit Low Power CMOS Static RAM Revision History Revision No. History Draft Date Remark 0.0 Initial Draft December 7, 1996 Advance 0.1 Revise - Changed Operating current by reticle
More informationAT29C K (32K x 8) 5-volt Only CMOS Flash Memory. Features. Description. Pin Configurations
Features Fast Read Access Time - 70 ns 5-Volt-Only Reprogramming Page Program Operation Single Cycle Reprogram (Erase and Program) Internal Address and Data Latches for 64-Bytes Internal Program Control
More informationA23W8308. Document Title 262,144 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark
Preliminary 262,144 X 8 BIT CMOS MASK ROM Document Title 262,144 X 8 BIT CMOS MASK ROM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November 11, 1999 Preliminary PRELIMINARY (November,
More informationFAST CMOS OCTAL BUFFER/LINE DRIVER
FAST CMOS OCTAL BUFFER/LINE DRIVER IDT74FCT240A/C FEATURES: IDT74FCT240A 25% faster than FAST IDT74FCT240C up to 55% faster than FAST 64mA IOL CMOS power levels (1mW typ. static) Meets or exceeds JEDEC
More information16Mb(1M x 16 bit) Low Power SRAM
16Mb(1M x 16 bit) Low Power SRAM INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING
More informationHIGH-SPEED 3.3V 128K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM. LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018 CE0R CE1L
Features True Dual-Port memory cells which allow simultaneous access of the same memory location High-speed access Commercial: 1//15 (max.) Industrial: /15 (max.) Dual chip enables allow for depth expaion
More information512K x 8 4Mb Asynchronous SRAM
SOJ, TSOP, FP-BGA Commercial Temp Industrial Temp 512K x 8 4Mb Asynchronous SRAM GS74108ATP/J/X 8, 10, 12 ns 3.3 V V DD Center V DD and V SS Features Fast access time: 8, 10, 12 ns CMOS low power operation:
More information4Mb Async. FAST SRAM A-die Specification
S6R4008V1A, S6R4016V1A, S6R4008C1A, S6R4016C1A, S6R4008W1A S6R4016W1A 4Mb Async. FAST SRAM A-die Specification NETSOL RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.
More informationCMOS SyncFIFO TM 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18 INPUT REGISTER WRITE CONTROL LOGIC
CMOS SyncFIFO TM 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18 IDT72205LB, IDT72215LB, IDT72225LB, IDT72235LB, IDT72245LB LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE
More informationCMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
Integrated evice Technology, Inc. CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 124 X 9, 248 X 9 and 496 x 9 IT72421 IT7221 IT72211 IT72221 IT72231 IT72241 FEATURES: 64 x 9-bit organization (IT72421) 256 x 9-bit
More information512Kx8 Monolithic SRAM, SMD
512Kx Monolithic SRAM, SMD 5962-956 FEATURES Access Times of,, 2,, 35, 45, 55 Data Retention Function (LPA version) TTL Compatible Inputs and Outputs Fully Static, No Clocks Organized as 512Kx Commercial,
More informationLY61L102416A 1024K X 16 BIT HIGH SPEED CMOS SRAM
REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issued Jan.09. 2012 Rev. 1.1 Add 48 pin BGA package type. Mar.12. 2012 Rev. 1.2 1. VCC - 0.2V revised as 0.2 for TEST July.19. 2012 CONDITION
More informationMOS INTEGRATED CIRCUIT
DATA SHEET 4M-BIT CMOS STATIC RAM 256K-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION MOS INTEGRATED CIRCUIT µpd444012a-x Description The µpd444012a-x is a high speed, low power, 4,194,304 bits (262,144
More informationLY62W K X 16 BIT LOW POWER CMOS SRAM
REVISION ISTORY Revision Description Issue Date Initial Issue Jul.13.2011 0 FEATURES Fast access time : 55/70ns ow power consumption: Operating current : 45/30mA (TYP.) Standby current : 10A (TYP.) -version
More information2-Megabit (256K x 8) 5-volt Only CMOS Flash Memory AT29C020. Features. Description. Pin Configurations
Features Fast Read Access Time - 90 ns 5-Volt-Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (256 bytes/sector) Internal Address and Data Latches for
More informationHIGH-SPEED 3.3V. 128/64/32K x 36 ASYNCHRONOUS DUAL-PORT STATIC RAM
HIGH-SPEED 3.3V IDT7V659/58/57S 8/64/32K x 36 ASYHRONOUS DUAL-PORT STATIC RAM Features True Dual-Port memory cells which allow simultaneous access of the same memory location High-speed access Commercial:
More informationIS62WV12816DALL/DBLL IS65WV12816DALL/DBLL
IS62WV12816DALL/DBLL IS65WV12816DALL/DBLL 128K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM JUNE 2013 FEATURES High-speed access time: 35ns, 45ns, 55ns CMOS low power operation 36 mw (typical) operating
More informationEFA PAEA WCLKB WENB1 WENB2 FFA WRITE CONTROL LOGIC WRITE POINTER RESET LOGIC RSB
3.3 VOLT DUAL CMOS SyncFIFO DUAL 256 X, DUAL 512 X, DUAL 1,24 X, DUAL 2,48 X, DUAL 4,6 X, DUAL 8,12 X LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 218 FEATURES: The IDT72V81 is
More informationMOS INTEGRATED CIRCUIT
DATA SHEET 256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT MOS INTEGRATED CIRCUIT µpd43256b Description The µpd43256b is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM. Battery
More information3.3V CMOS OCTAL BIDIRECTIONAL TRANSCEIVER
. CMOS OCTAL IDIRECTIONAL TRANSCEIVER. CMOS OCTAL IDIRECTIONAL TRANSCEIVER IDT7FCT/A FEATURES: 0. MICRON CMOS Technology ESD > 00 per MIL-STD-, Method 0; > 0 using machine model (C = 00pF, R = 0) VCC =.
More informationRev. No. History Issue Date Remark
Preliminary 512K X 8 OTP CMOS EPROM Document Title 512K X 8 OTP CMOS EPROM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue June 17, 1998 Preliminary 1.0 Change CE from VIL to VIH
More informationDatasheetArchive.com. Request For Quotation
atasheetarchive.com Request For uotation Order the parts you need from our real-time inventory database. Simply complete a request for quotation form with your part information and a sales representative
More information128Kx8 CMOS MONOLITHIC EEPROM SMD
128Kx8 CMOS MONOLITHIC EEPROM SMD 5962-96796 WME128K8-XXX FEATURES Read Access Times of 125, 140, 150, 200, 250, 300ns JEDEC Approved Packages 32 pin, Hermetic Ceramic, 0.600" DIP (Package 300) 32 lead,
More informationRev. No. History Issue Date Remark
128K X 8 BIT LOW VOLTAGE CMOS SRAM ocument Title 128K X 8 BIT LOW VOLTAGE CMOS SRAM Revision History Rev. No. History Issue ate Remark 0.0 Initial issue February 19, 2002 Preliminary 0.1 Add 32L Pb-Free
More informationIDT7007S/L. HIGH-SPEED 32K x 8 DUAL-PORT STATIC RAM
HIGH-PEED 32K x 8 DUA-PORT TATIC RAM IDT77/ Features True Dual-Ported memory cells which allow simultaneous reads of the same memory location High-speed access : 2/3/ (max.) Industrial: (max.) Commercial:
More informationAS6C TINL 16M Bits LOW POWER CMOS SRAM
REVISION ISTORY Revision Description Issue Date Initial Issue Jan. 09. 2012 0 FEATURES Fast access time : 55ns ow power consumption: Operating current : 45mA (TYP.) Standby current : 4 A (TYP.) S-version
More informationQUICKSWITCH PRODUCTS HIGH-SPEED CMOS 10-BIT BUS SWITCH WITH FLOW-THROUGH PINOUT
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS 10-BIT BUS SWITCH WITH FLOW-THROUGH PINOUT IDTQS361 FEATURES: Enhanced N channel FET with no inherent diode to Vcc 5Ω bidirectional switches connect inputs to outputs
More informationAS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jul.12.2012 Rev. 1.1 V CC - 0.2V revised as 0.2V for TEST CONDITION Jul.19.2012 of Average Operating Power supply Current Icc1 on
More informationLY62L K X 16 BIT LOW POWER CMOS SRAM
REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jul.25.2004 Rev. 1.1 Revised Package Outline Dimension(TSOP-II) Apr.12.2007 Rev. 1.2 Added ISB1/IDR values when TA = 25 and TA = 40
More informationLY62L102516A 1024K x 16 BIT LOW POWER CMOS SRAM
Y62102516A 1024K x 16 BIT OW POWER CMOS SRAM REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jan. 09. 2012 Rev. 1.1 Deleted WRITE CYCE Notes : 1.WE#,, B#, UB# must be high or must
More informationQUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DOUBLE-WIDTH BUS SWITCH
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DOUBLE-WIDTH BUS SWITCH IDTQS32X245 FEATURES: Enhanced N channel FET with no inherent diode to Vcc 5Ω bidirectional switches connect inputs to outputs Dual
More informationLY62L205016A 32M Bits ( 2Mx16 / 4Mx8 Switchable) LOW POWER CMOS SRAM
Y62205016A 32M Bits ( 2Mx16 / 4Mx8 Switchable) OW POWER CMOS SRAM REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Sep.06.2012 Rev. 1.1 Add 25 & 40 spec for ISB1 & IDR on page 4 &
More information3.3V CMOS 1-TO-5 CLOCK DRIVER
3. CMOS 1-TO-5 CLOCK DRIVER 3. CMOS 1-TO-5 CLOCK DRIVER IDT74FCT38075 FEATURES: Advanced CMOS Technology Guaranteed low skew < 100ps (max.) Very low duty cycle distortion< 250ps (max.) High speed propagation
More informationLOW-VOLTAGE 24-BIT BUS EXCHANGE SWITCH
LOW-VOLTAGE 4-BIT BUS EXCHANGE ITCH LOW-VOLTAGE 4-BIT BUS EXCHANGE ITCH IDT74CBTLV6 FEATURES: 5Ω A/B bi-directional switch Isolation Under Power-Off Conditions Over-voltage tolerant Latch-up performance
More informationQUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DOUBLE-WIDTH BUS SWITCH
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DOUBLE-WIDTH BUS SWITCH IDTQS32X2245 FEATURES: Enhanced N channel FET with no inherent diode to Vcc Dual '245 function 25Ω resistor for low noise Low propagation
More informationLY62L409716A 4M X 16 BIT LOW POWER CMOS SRAM
Y62409716A 4M 16 BIT OW POWER CMOS SRAM REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jun.08.2017 yontek Inc. reserves the rights to change the specifications and products without
More informationQUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUADRUPLE BUS SWITCH WITH INDIVIDUAL ACTIVE LOW ENABLES
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUADRUPLE BUS SWITCH WITH INDIVIDUAL ACTIVE LOW ENABLES IDTQS315 FEATURES: Enhanced N channel FET with no inherent diode to Vcc Pin compatible with the 74 15 function
More informationIDT74LVC541A 3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O
3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS AND 5 T TOLERANT I/O IDT74LVC541A FEATURES: 0.5 MICRON CMOS Technology ESD > 200 per MIL-STD-883, Method 3015; > 20 using machine model (C = 200pF, R
More informationQUICKSWITCH PRODUCTS 2.5V / 3.3V 20-BIT DUAL PORT, HIGH BANDWIDTH BUS SWITCH
QUICKSWITCH PRODUCTS 2.5V / 3.3V 20-BIT DUAL PORT, HIGH BANDWIDTH BUS SWITCH IDTQS3VH1662 FEATURES: N channel FET switches with no parasitic diode to Vcc Isolation under power-off conditions No DC path
More informationLOW-VOLTAGE 10-BIT BUS SWITCH
LOW-VOLTAGE 0-BIT BUS ITCH IDT74CBTLV84 FEATURES: 5Ω A/B bi-directional bus switch Isolation under power-off conditions Over-voltage tolerant Latch-up performance exceeds 00mA VCC =.V -.6V, Normal Range
More informationMOS INTEGRATED CIRCUIT
DATA SHEET 256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT MOS INTEGRATED CIRCUIT μpd43256b Description The μpd43256b is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM. Battery
More informationQUICKSWITCH PRODUCTS 2.5V / 3.3V 16-BIT HIGH BANDWIDTH BUS SWITCH
QUICKSWITCH PRODUCTS 2.5V / 3.3V 16-BIT HIGH BANDWIDTH BUS SWITCH IDTQS32XVH245 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to VCC or
More informationLOW-VOLTAGE OCTAL BUS SWITCH
LOW-VOLTAGE OCTAL BUS ITCH IDT74CBTLV44 FEATURES: Pin-out compatible with standard '44 Logic products 5Ω A/B bi-directional switch Isolation under power-off conditions Over-voltage tolerant Latch-up performance
More informationLY62L K X 16 BIT LOW POWER CMOS SRAM
Y6225716 256K 16 BIT OW POWER CMOS SRAM REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Apr.19.2006 Rev. 2.0 Revised ISB(max) : 0.5mA => 1.25mA May.11.2006 Rev. 2.1 Adding 44-pin
More informationIDT74LVC245A 3.3V CMOS OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O
3.3V CMOS OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 T TOLERANT I/O IDT74LVC245A FEATURES: 0.5 MICRON CMOS Technology ESD > 200 per MIL-STD-883, Method 3015; > 20 using machine model (C = 200pF,
More informationQUICKSWITCH PRODUCTS 2.5V / 3.3V 32-BIT HIGH BANDWIDTH BUS SWITCH
QUICKSWITCH PRODUCTS 2.5V / 3.3V 32-BIT HIGH BANDWIDTH BUS SWITCH IDTQS3XVH25 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to VCC or 5V
More informationFEBRUARY/2008, V 1.c Alliance Memory Inc. Page 1 of 13
128K 16 BIT OW 512K POWER 8CMOS BIT OW SRAMPOWER CMOS SRAM FEATURES Fast access time : 55ns ow power consumption: Operating current : 20/18mA (TYP.) Standby current : 2µA (TYP.) Single 2.7V ~ 5.5V power
More information512KX8 CMOS S-RAM (Monolithic)
512KX8 CMOS S-RAM (Monolithic) Features Access Times: 55, 70, 85 and 100ns Package Option: 32-Pin Ceramic DIP, JEDEC Approved Pinout 36-Lead Ceramic SOJ JEDEC Approved Revolutionary Pinout 32-Lead Ceramic
More informationQUICKSWITCH PRODUCTS 2.5V / 3.3V 8:1 MUX / DEMUX HIGH BANDWIDTH BUS SWITCH
QUICKSWITCH PRODUCTS 2.5V / 3.3V 8:1 MUX / DEMUX HIGH BANDWIDTH BUS SWITCH IDTQS3VH251 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to
More informationQUICKSWITCH PRODUCTS 2.5V / 3.3V 24-BIT HIGH BANDWIDTH BUS SWITCH
QUICKSWITCH PRODUCTS 2.5V / 3.3V 24-BIT HIGH BANDWIDTH BUS SWITCH FEATURES: N channel FET switches with no parasitic diode to Vcc Isolation under power-off conditions No DC path to Vcc or 5V tolerant in
More informationLP62S16256G-I Series. Document Title 256K X 16 BIT LOW VOLTAGE CMOS SRAM. Revision History. Rev. No. History Issue Date Remark
Preliminary 256K X 16 BIT LOW VOLTAGE CMOS SRAM ocument Title 256K X 16 BIT LOW VOLTAGE CMOS SRAM Revision History Rev. No. History Issue ate Remark 0.0 Initial issue June 2, 2006 Preliminary PRELIMINARY
More informationQUICKSWITCH PRODUCTS 2.5V/3.3V 20-BIT HIGH BANDWIDTH BUS SWITCH
QUICKSWITCH PRODUCTS 2.5V/3.3V 20-BIT HIGH BANDWIDTH BUS SWITCH IDTQS32XVH34 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to VCC or GND
More information