Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline Receiver. D. Dunwell and A. Chan Carusone University of Toronto
|
|
- Elijah Washington
- 5 years ago
- Views:
Transcription
1 Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline Receiver D. Dunwell and A. Chan Carusone University of Toronto
2 Analog Front End Adaptation Analog Front-End (AFE) Digital Back End Channel ADC AMP S2D EQ Driver Out Gain control EQ control Automatic Adaptation Control signals should be generated automatically and should be able to adapt to a variety of channel conditions Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 2 of 21
3 Outline Adaptation: existing and proposed technique Theory and implementation Simulated and measured results demonstrate validity Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 3 of 21
4 Analog Adaptation of EQ Filters consume large area EQ Driver Minimizing difference in high frequency content does not guarantee best equalization HP filter rectifier EQ control HP filter rectifier [1] Baker, ISSCC, 2006 Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 4 of 21
5 BER-Based Adaptation of EQ Ensures optimal eye opening but very complex and slow to converge threshold control channel output clk1 BER-based adaptation Rx Data T T T clk2 CDR DFE tap control clk3 clk1 clk2 clk3 [6] Chen, JSSC, 2008 Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 5 of 21
6 Proposed Architecture Test Setup Prototype I.C. Slicer Driver Data channel output VGA DAC EQ DAC DAC Slicer Driver Adaptation can run continuously or in start-up calibration Gain Control EQ Control threshold Adaptation Algorithm low-speed ADC Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 6 of 21
7 Variable Gain Preamplifier Gain controlled by analog signal V gain V gain V DD R fixed M2 V biasp Increased V gain results in decreased preamplifier gain V channel R f M1 V out V biasn M3 [11] Dunwell, ISCAS, 2010 Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 7 of 21
8 Analog Split-Path Equalizer High frequency peaking controlled by analog signal V eq Increased V eq results in decreased low frequency gain and increased high frequency peaking [10] Zhang, JSSC, 2005 V eq Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 8 of 21
9 EQ and VGA Simulation Results Variable gain amplifier: 8 db gain control Flat BW from 0 to 10 GHz Equalizer: 8 db low freq gain control high freq peaking G a in (d B ) Vgain = 0.8 V Vgain = 2 V Frequency (GHz) Gain (db) Frequency (GHz) Veq = 0.25 V Veq = 0.7 V Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 9 of 21
10 Outline Adaptation: existing and proposed technique Theory and implementation Simulated and measured results demonstrate validity Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 10 of 21
11 PDF Indicates Vertical Eye Quality x Transmitted Signal x Received Signal V TH channel V RH V TL PDF t V RL PDF t x is a random variable created by sampling the PRBS data at the midpoint of each bit Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 11 of 21
12 Threshold Sweep to Obtain PDF CDF = % "1"s V RH V CM V RL threshold sweep 50% 0% V CM threshold PDF peak indicates equalization Slicer Low-speed ADC Vout PDF Slope of Vout Threshold at peak = V RH threshold control V CM threshold Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 12 of 21
13 Outline Adaptation: existing and proposed technique Theory and implementation Simulated and measured results demonstrate validity Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 13 of 21
14 Simulation Results 10 m Cable 125 mv 30 mv Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 14 of 21
15 Simulation Results Gain Setting 100 mv Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 15 of 21
16 Prototype in 65-nm CMOS Vdd = 1.2 V Adaptation performed off-chip with minimal additional hardware Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 16 of 21
17 1010 Pattern vs PRBS Data (2 Gb/s) High peak = narrow PDF Threshold at peak = eye amplitude Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 17 of 21
18 Measured Results 2Gb PRBS Step 1: Sweep V eq to find peak PDF Step 2: Sweep V gain to set amplitude Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 18 of 21
19 Varying Channel Conditions Coax Cable: 10 Gb/s (5 Gb/s for 30 m cable) PCB Traces: 4 Gb/s for all lengths Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 19 of 21
20 Eye Diagrams 10 Gb/s 10 m coaxial cable channel output Receiver output after adaptation Vertical: 100 mv/div Horizontal: 50 ps/div Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 20 of 21
21 Conclusions Proposed adaptation technique : Quickly optimizes vertical eye opening over a variety of channel types and lengths. Optimizes equalizer peaking and preamplifier gain with a single set of data. Can run continuously on parallel data line or at start up with minimal added circuitry. Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 21 of 21
22 Thank You Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 22 of 21
23 Channel Loss 0 S21 vs. Frequency m m S21 [db] m [Hz] Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline RX 23 of 21
The Future of Electrical I/O for Microprocessors. Frank O Mahony Intel Labs, Hillsboro, OR USA
The Future of Electrical I/O for Microprocessors Frank O Mahony frank.omahony@intel.com Intel Labs, Hillsboro, OR USA 1 Outline 1TByte/s I/O: motivation and challenges Circuit Directions Channel Directions
More informationFeasibility of 40/100G Heterogeneous System based on Channel Data
Feasibility of 40/100G Heterogeneous System based on Channel Data Jan 2008 Technology Hiroshi Takatori Hiroshi.Takatori@.us 1 Outline Generalized methodology for feasibility analysis of heterogeneous (electro-optical)
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 1: Introduction Sam Palermo Analog & Mixed-Signal Center Texas A&M University Class Topics System and design issues relevant to high-speed
More information400G PAM4 The Wave of the Future. Michael G. Furlong - Senior Director, Product Marketing
400G The Wave of the Future Michael G. Furlong - Senior Director, Product Marketing mfurlong@inphi.com ECOC 2017 100G is Ramping in the Cloud 100G Now Shipping (~2H2016) Numerous Market Reports Millions
More informationPCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers
PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed
More informationModeling MultiGigabit FPGA Channels with Agilent ADS 2008
Modeling MultiGigabit FPGA Channels with Agilent ADS 2008 Andy Turudic Sr. Manager, High-End FPGAs Altera aturudic@altera.com Amolak Badesha Field Applications Engineer - Agilent 2008 Altera Corporation
More information5 GT/s and 8 GT/s PCIe Compared
5 GT/s and 8 GT/s PCIe Compared Bent Hessen-Schmidt SyntheSys Research, Inc. Copyright 2008, PCI-SIG, All Rights Reserved 1 Disclaimer The material included in this presentation reflects current thinking
More informationExtending HyperTransport Technology to 8.0 Gb/s in 32-nm SOI-CMOS Processors
Extending HyperTransport Technology to 8.0 Gb/s in 32-nm SOI-CMOS Processors Bruce Doyle, Alvin Loke, Sanjeev Maheshwari, Charles Wang, Dennis Fischette, Jeffrey Cooper, Sanjeev Aggarwal, Tin Tin Wee,
More informationAMI Applications in High-speed Serial Channel Analysis and Measurement Correlation
AMI Applications in High-speed Serial Channel Analysis and Measurement Correlation Jia Wei, Sunanbing, Zhu ShunLin Jia.wei@zte.com.cn, sun.anbing@zte.com.cn, Zhu.shunlin@zte.com.cn High-Speed System Lab,ZTE
More informationIBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems
IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems Hongtao Zhang, hongtao@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Xiaoqing Dong, dongxiaoqing82@huawei.com Geoff Zhang, geoffz@xilinx.com Outline
More information461 TABLE II SUMMARY AND COMPARISON OF >= 50-Gb/s 4-PAM TX/RX with a novel greedy search approach. It allows for more power savings at low channel los
461 TABLE II SUMMARY AND COMPARISON OF >= 50-Gb/s 4-PAM TX/RX with a novel greedy search approach. It allows for more power savings at low channel loss compared to other works; for instance [4], [5] achieves
More informationAdvanced Jitter Analysis with Real-Time Oscilloscopes
with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 16 Clock and Data Recovery 3 1 CDR Design Example ( 권대현 ) Clock and Data Recovery Circuits Transceiver PLL vs. CDR High-speed CDR Phase Detector Charge Pump Voltage Controlled
More informationUsing IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation
Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation CDNLive Boston August 2013 Mark Marlett and Mahesh Tirupattur, Analog Bits Ken Willis and Kumar Keshavan, Cadence
More informationSAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)
SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) 07-013r7 SAS-2 Zero-Length Test Load Characterization 1 Zero-Length Test Load Provides ideal connection
More informationCrystal Technology, Inc.
Crystal Technology, Inc. Octal Channel AOTF Controller Integration Guide Revision 1.1 2010/08/10 Document #60-00108-01 Reproduction of the contents of this document without the permission of Crystal Technology,
More information100GEL C2M Channel Analysis Update
100GEL C2M Channel Analysis Update Jane Lim, Cisco Pirooz Tooyserkani, Cisco Upen Reddy Kareti, Cisco Joel Goergen, Cisco Marco Mazzini, Cisco 9/5/2018 IEEE P802.3ck 100Gb/s, 200Gb/s, and 400Gb/s Electrical
More informationPCI Express Link Equalization Testing 서동현
PCI Express Link Equalization 서동현 Application Engineer January 19th, 2016 Agenda Introduction Page 2 Dynamic Link Equalization TX/RX Link Equalization Tests Test Automation RX Stress Signal Calibration
More informationA mm 2 780mW Fully Synthesizable PLL with a Current Output DAC and an Interpolative Phase-Coupled Oscillator using Edge Injection Technique
A 0.0066mm 2 780mW Fully Synthesizable PLL with a Current Output DAC and an Interpolative Phase-Coupled Oscillator using Edge Injection Technique Wei Deng, Dongsheng Yang, Tomohiro Ueno, Teerachot Siriburanon,
More informationADS USB 3.1 Compliance Test Bench
ADS 2016.01 USB 3.1 Compliance Test Bench Notices Keysight Technologies, Inc. 1983-2016 1400 Fountaingrove Pkwy., Santa Rosa, CA 95403-1738, United States All rights reserved. No part of this documentation
More informationKeysight Technologies IBIS-AMI Based Link Analysis of Realistic 56G PAM4 Channels
Keysight Technologies IBIS-AMI Based Link Analysis of Realistic 56G PAM4 Channels White Paper This white paper was first published at DesignCon in January, 2016. Reprinted with permission from DesignCon.
More informationSerial Link Analysis and PLL Model
25. July 2007 Serial Link Analysis and PLL Model September 11, 2007 Asian IBIS Summit, Beijing China Huang Chunxing huangchunxing@huawei.com www.huawei.com HUAWEI TECHNOLOGIES Co., Ltd. Agenda High-speed
More information2.5 V/3.3 V, 16-Bit, 2-Port Level Translating, Bus Switch ADG3247
V/3.3 V, 16-Bit, 2-Port Level Translating, Bus Switch FEATURES 225 ps Propagation Delay through the Switch 4.5 Switch Connection between Ports Data Rate 1.244 Gbps V/3.3 V Supply Operation Selectable Level
More informationIBIS-AMI Model Simulations Over Six EDA Platforms
IBIS-AMI Model Simulations Over Six EDA Platforms Romi Mayder, romi.mayder@xilinx.com Ivan Madrigal, ivan.madrigal@xilinx.com Brandon Jiao, brandon.jiao@xilinx.com Hongtao Zhang, hongtao.zhang@xilinx.com
More information2.5 V/3.3 V, 8-Bit, 2-Port Level Translating, Bus Switch ADG3245
V/3.3 V, 8-Bit, 2-Port Level Translating, Bus Switch ADG3245 FEATURES 225 ps Propagation Delay through the Switch 4.5 Switch Connection between Ports Data Rate 1.244 Gbps V/3.3 V Supply Operation Selectable
More informationOmnidirectional Microphone with Bottom Port and Analog Output ADMP401
FEATURES 4.72 mm 3.76 mm 1.0 mm surface-mount package High SNR of 62 dba Sensitivity of 42 dbv Flat frequency response from 100 Hz to 15 khz Low current consumption of
More information2334 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER Broadband ESD Protection Circuits in CMOS Technology
2334 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003 Brief Papers Broadband ESD Protection Circuits in CMOS Technology Sherif Galal, Student Member, IEEE, and Behzad Razavi, Fellow,
More information40Gbit/s Coherent Optical Receiver Using a Costas Loop
1 40Gbit/s Coherent Optical Receiver Using a Costas Loop H. Park, M. Lu, E. Bloch, T. Reed, Z. Griffith, L. Johansson, L. Coldren, and M. Rodwell University of California at Santa Barbara 2 Introductions
More informationUpdated 802.3cb Backplane Channel Analysis and PHY proposals
Updated 802.3cb Backplane Channel Analysis and PHY proposals Peter Wu, Jin Zhang, Marvell Semiconductor IEEE 802.3cb March 2016 Plenary Meeting, Macau 1 Supporters Anthony Calbone, Seagate Technology Richard
More informationComtrue Inc. CT7302 EVM D C LQFP 48 Evaluation board Application Note
Overview Comtrue Inc. CT7302 EVM D C LQFP 48 The CT7302 serial chip is a high performance single chip digital audio bridge with sample rate converter. It supports the DSD I/F and DoP on S/PDIF input/output
More informationBoard Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
More informationSimulation Results for 10 Gb/s Duobinary Signaling
Simulation Results for 10 Gb/s Duobinary Signaling Populating the Signaling Ad Hoc Spreadsheet IEEE 802.ap Task Force Atlanta March 15-17, 2005 802.AP Backplane Ethernet Contributors Vitesse Majid Barazande-Pour
More informationTwos Complement, Dual 12-Bit DAC with Internal REF and Fast Settling Time AD5399
Twos Complement, Dual 2-Bit DAC with Internal REF and Fast Settling Time AD5399 FEATURES 2-channel 2-bit DAC Twos complement facilitates bipolar applications Bipolar zero with 2 V dc offset Built-in 2.
More informationOptical SerDes Test Interface for High-Speed and Parallel Testing
June 7-10, 2009 San Diego, CA SerDes Test Interface for High-Speed and Parallel Testing Sanghoon Lee, Ph. D Sejang Oh, Kyeongseon Shin, Wuisoo Lee Memory Division, SAMSUNG ELECTRONICS Why Interface? High
More informationHigh speed CMOS image sensors Wim Wuyts Sr. Staff Applications Engineer Cypress Semiconductor Corporation Belgium Vision 2006
High speed CMOS image sensors Wim Wuyts Sr. Staff Applications Engineer Cypress Semiconductor Corporation Belgium Vision 2006 P E R F O R M Outline Introduction Architecture Analog high speed CIS Digital
More informationTest Report No. : F690501/RF-EMG Page : 2 of 9. Contents
Page : 2 of 9 Contents 1. General Information...3 1.1 Client Information...3 1.2 Test Laboratory...3 1.3 General Information of E.U.T....3 1.4 Operating Modes and Conditions...3 1.5 Peripheral Equipments...3
More information2.5 V/3.3 V, 2-Bit Common Control Level Translator Bus Switch ADG3242
2.5 V/3.3 V, 2-Bit Common Control Level Translator Bus Switch ADG3242 FEATURES 225 ps propagation delay through the switch 4.5 Ω switch connection between ports Data rate 1.5 Gbps 2.5 V/3.3 V supply operation
More informationEXPERIMENTAL HIGH SPEED CMOS IMAGE SENSOR SYSTEM & APPLICATIONS
EXPERIMENTAL HIGH SPEED CMOS IMAGE SENSOR SYSTEM & APPLICATIONS Ali Ozer Ercan, Feng Xiao, Xinqiao Liu SukHwan Lim, Abbas El Gamal and Brian Wandell Stanford University IEEE Sensors 2002 Conference 1 Background
More information100G Signaling Options over Backplane Classes
100G Signaling Options over Backplane Classes IEEE P802.3bj January 2012 Newport Beach FutureWei Hiroshi Takatori Hiroshi.Takatori@huawei.com Contributors and Supporters Albert Vareljian Sanjay Kasturia,
More information2.5 V/3.3 V, 1-Bit, 2-Port Level Translator Bus Switch in SOT-66 ADG3241
2. V/3.3 V, -Bit, 2-Port Level Translator Bus Switch in SOT-66 ADG324 FEATURES FUNCTIONAL BLOCK DIAGRAM 22 ps propagation delay through the switch A B 4. Ω switch connection between ports Data rate. Gbps
More informationReceiver Tolerance Testing With Crosstalk Aggressors TT-MA2. ArvindA. Kumar, Intel Corporation Martin Miller Ph.D., LeCroy Corporation.
Receiver Tolerance Testing With Crosstalk Aggressors TT-MA2 ArvindA. Kumar, Intel Corporation Martin Miller Ph.D., LeCroy Corporation 1 Agenda Receiver compliance testing fundamentals Generating stress
More informationInfiniium Q- Series Oscilloscopes
Service Guide Publication Number 54932-97006 October 2013 Agilent Technologies, Inc. 2012-2013 Infiniium 90000 Q- Series Oscilloscopes The Agilent Technologies Infiniium 90000 Oscilloscope at a Glance
More informationA 20 GSa/s 8b ADC with a 1 MB Memory in 0.18 µm CMOS
A 20 GSa/s 8b ADC with a 1 MB Memory in 0.18 µm CMOS Ken Poulton, Robert Neff, Brian Setterberg, Bernd Wuppermann, Tom Kopley, Robert Jewett, Jorge Pernillo, Charles Tan, Allen Montijo 1 Agilent Laboratories,
More informationService Guide. Publication Number March Agilent Technologies, Inc Infiniium A-Series Oscilloscopes
Service Guide Publication Number 54913-97022 March 2013 Agilent Technologies, Inc. 2007-2013 Infiniium 90000 A-Series Oscilloscopes Agilent Infiniium 90000 A-Series Oscilloscopes at a Glance Ease of use
More informationVirtex-6 FPGA GTX Transceiver Characterization Report
Virtex-6 FPGA GTX Transceiver Characterization Report PCI Express 2.0 (2.5 and 5.0 Gb/s) Electrical Standard Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation
More information100Gb/s SMF PMD Alternatives Analysis
100Gb/s SF D Alternatives Analysis 40Gb/s and 100Gb/s IEEE 80.3 lenary Session San Antonio TX 13-15 November 01 Chris Bergey Luxtera Sudeep Bhoja Inhi Chris Cole Finisar Ali Ghiasi Broadcom Jonathan King
More informationTrickle Up: Photonics and the Future of Computing Justin Rattner Chief Technology Officer Intel Corporation
Trickle Up: Photonics and the Future of Computing Justin Rattner Chief Technology Officer Intel Corporation * Other names, logos and brands may be claimed as the property of others. Copyright 2009, Intel
More informationInfiniium X / L- Series Oscilloscopes
Service Guide Publication Number 54916-97009 October 2013 Agilent Technologies, Inc. 2011-2013 Infiniium 90000 X / L- Series Oscilloscopes Agilent Infiniium 90000 X-Series Oscilloscopes at a Glance Ease
More informationSPECIAL TOPICS IN COMPUTER ARCHITECTURE AND VLSI DESIGN: Prof. Youngcheol Chae Office: Room B712, Office Hours: Fri.
SPECIAL TOPICS IN COMPUTER ARCHITECTURE AND VLSI DESIGN: Overview of Data Converters Prof. Youngcheol Chae ychae@yonsei.ac.kr Office: Room B712, Office Hours: Fri. 4~6PM Related Course Mixed SignalVLSI
More informationSLC ultra low jitter Clock Synthesizer 2 MHz to 7 GHz
SLC ultra low jitter Clock Synthesizer 2 MHz to 7 GHz Datasheet The SLC is a very affordable single or dual clock 7 GHz synthesizer that exhibits outstanding phase noise and jitter performance in a very
More informationExplore your design space including IBIS AMI models with Advanced Channel Simulation
Explore your design space including IBIS AMI models with Advanced Channel Simulation Heidi Barnes Vincent Poisson Presenter: May, 2013 Agenda How good is my PHY? Channel Simulation Options Spice (Circuit
More informationNRZ-NFC for 28G-PON. Contribution to The IEEE NG-EPON Study Group Meeting, Nov , 2015
Contribution to The IEEE 802.3 NG-EPON Study Group Meeting, Nov. 10-12, 2015 NRZ-NFC for 28G-PON Frank Effenberger Fixed Access Network Research Futurewei Technologies, Huawei R&D USA www.huawei.com Acknowledgements:
More informationUCLA 3D research started in 2002 under DARPA with CFDRC
Coping with Vertical Interconnect Bottleneck Jason Cong UCLA Computer Science Department cong@cs.ucla.edu http://cadlab.cs.ucla.edu/ cs edu/~cong Outline Lessons learned Research challenges and opportunities
More informationHigh-Speed Jitter Testing of XFP Transceivers
White Paper High-Speed Jitter Testing of XFP Transceivers By Andreas Alpert Abstract Jitter is a key performance factor in high-speed digital transmission systems, such as synchronous optical networks/synchronous
More informationRadiation-Hard ASICS for Optical Data Transmission in the First Phase of the LHC Upgrade
Radiation-Hard ASICS for Optical Data Transmission in the First Phase of the LHC Upgrade A. Adair, W. Fernando, K.K. Gan, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, S. Smith, M. Strang The
More informationDebugging Transceiver Links
Debugging s 11 QII53029 Subscribe This chapter describes using the Transceiver Toolkit to optimize high-speed serial links in your board design. The Transceiver Toolkit provides real-time control, monitoring,
More informationPCI Express 4.0. Electrical compliance test overview
PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link
More informationVirtex-5 FPGA RocketIO GTX Transceiver Characterization Report
Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report PCI Express 2.0 (5.0 Gb/s) Electrical Gb/s) Standard Electrical Standard [optional] [optional] Xilinx is disclosing this user guide, manual,
More informationLeveraging IBIS Capabilities for Multi-Gigabit Interfaces. Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017
Leveraging IBIS Capabilities for Multi-Gigabit Interfaces Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017 Overview In writing EDI CON paper Signal Integrity Methodology
More informationArea Array Probe Card Interposer. Raphael Robertazzi IBM Research 6/4/01. 6/4/01 IBM RESEARCH Page [1]
Area Array Probe Card Interposer Raphael Robertazzi IBM Research 6/4/01 6/4/01 IBM RESEARCH Page [1] Motivation: Outline Probe Cards for Testing Complex ICs in the Developmental Stage. Hand Wired Space
More informationAgenda TDR Measurements Using Real World Products
Agenda TDR Measurements Using Real World Products The Case for using both TDR and S-parameters Device Package Analysis - Measure Impedance -C-self Characterizing Device Evaluation Test board Measure Differential
More information2.5 V/3.3 V, 2-Bit, Individual Control Level Translator Bus Switch ADG3243
2.5 V/3.3 V, 2-Bit, Individual Control Level Translator Bus Switch ADG3243 FEATURES 225 ps Propagation Delay through the Switch 4.5 Switch Connection between Ports Data Rate 1.5 Gbps 2.5 V/3.3 V Supply
More informationMAX4899AE Evaluation Kit. Evaluates: MAX4899AE/MAX4899E
19-4025; Rev 0; 1/08 General Description The MAX4899AE evaluation kit (EV kit) provides a proven design to evaluate the MAX4899AE USB 2.0 high-speed, fault-tolerant 4:1 multiplexer. The EV kit routes a
More informationPSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012
PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012 PSEC-4 ASIC: design specs LAPPD Collaboration Designed to sample & digitize fast pulses (MCPs): Sampling rate capability > 10GSa/s Analog bandwidth
More informationSPICE Model Validation Report
EQCD (DV to DV) Cable Assembly Mated with: QTE-xxx-01-x-D-A QSE-xxx-01-x-D-A Description: Cable Assembly, High Data Rate, 0.8mm Pitch Samtec, Inc. 2005 All Rights Reserved TABLE OF CONTENTS INTRODUCTION...
More informationSCA620-EF1V1B SINGLE AXIS ACCELEROMETER WITH ANALOG INTERFACE
Datasheet SCA620-EF1V1B SINGLE AXIS ACCELEROMETER WITH ANALOG INTERFACE The SCA620 accelerometer consists of a silicon bulk micro machined sensing element chip and a signal conditioning ASIC. The chips
More informationEmbedded Tech Trends 2014 New EW architectures based on tight coupling of FPGA and CPU processing
Embedded Tech Trends 2014 New EW architectures based on tight coupling of and CPU processing 1 Sensors to Parallel Processing to Wide-Area Networks RF Sampling behind antenna LVDS capture Processing DMA
More informationELECTROOCULOGRAPHY HUMAN COMPUTER INTERFACE ECE-492/3 Senior Design Project Fall 2013
ELECTROOCULOGRAPHY HUMAN COMPUTER INTERFACE ECE-492/3 Senior Design Project Fall 2013 Electrical and Computer Engineering Department Volgenau School of Engineering George Mason University Fairfax, VA Team
More informationArticle begins on next page
Title: A 19.4 nj/ 364K s/s in-memory random forest classifier in 6T SRAM array Archived version Accepted manuscript: the content is identical to the published paper, but without the final typesetting by
More information10GBASE-KR for 40G Backplane
1GBASE-KR for 4G Backplane Nov 7 Technology Hiroshi Takatori Hiroshi.Takatori@.us 1 Outline This contribution discusses, - Performance based on 1GBASE-KR Std - Theoretical Limit (Saltz SNR) and Time Domain
More informationPCI Express Electrical Basics
PCI Express Electrical Basics Dean Gonzales Advanced Micro Devices Copyright 2015, PCI-SIG, All Rights Reserved 1 Topics PCI Express Overview Enhancements for 8GT/s Target Channels for the Specification
More informationTEXAS INSTRUMENTS ANALOG UNIVERSITY PROGRAM DESIGN CONTEST MIXED SIGNAL TEST INTERFACE CHRISTOPHER EDMONDS, DANIEL KEESE, RICHARD PRZYBYLA SCHOOL OF
TEXASINSTRUMENTSANALOGUNIVERSITYPROGRAMDESIGNCONTEST MIXED SIGNALTESTINTERFACE CHRISTOPHEREDMONDS,DANIELKEESE,RICHARDPRZYBYLA SCHOOLOFELECTRICALENGINEERINGANDCOMPUTERSCIENCE OREGONSTATEUNIVERSITY I. PROJECT
More informationDevelopment of 32 Gbit/s Pulse Pattern Generator / Error Detector
Development of 32 Gbit/s Pulse Pattern Generator / Error Detector Takeshi Wada, Wataru Aoba, Taketo Saito, Kosuke Sasaki [Summary] With the increasing demand for cloud computing and high-definition video
More informationA 32nm, 0.9V Supply-Noise Sensitivity Tracking PLL for Improved Clock Data Compensation Featuring a Deep Trench Capacitor Based Loop Filter
A 32nm, 0.9V Supply-Noise Sensitivity Tracking PLL for Improved Clock Data Compensation Featuring a Deep Trench Capacitor Based Loop Filter Bongjin Kim, Weichao Xu, and Chris H. Kim University of Minnesota,
More informationRaj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY
Raj Kumar Nagpal, R&D Manager Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY Agenda Design motivation MIPI D-PHY evolution Summary of MIPI D-PHY specification MIPI channel evolution
More informationDRAM with Boosted 3T Gain Cell, PVT-tracking Read Reference Bias
ASub-0 Sub-0.9V Logic-compatible Embedded DRAM with Boosted 3T Gain Cell, Regulated Bit-line Write Scheme and PVT-tracking Read Reference Bias Ki Chul Chun, Pulkit Jain, Jung Hwa Lee*, Chris H. Kim University
More informationENCODER. Transcoded Data & Status DECODER
CML Microcircuits COMMUNICATION SEMICONDUCTORS D/649/6 February 2013 Features Multiple Codec Modes, 16 to 128 kbps - Full duplex ADM and CVSD - Full duplex PCM: µ-law, A-law, Linear - Configurable ADM
More informationAgilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief
Agilent Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief 1 Table of Contents Contents Disclaimer... 3 1 Introduction... 4 2 PCI Express Specifications... 4 3 PCI
More informationAgilent U8903A Audio Analyzer
Fast and accurate multi-channels audio analysis made affordable (Replacement of the HP 8903B) Page 1 Why should you consider migrating your existing HP8903B to the new Agilent U8903A? Existing platform:
More informationAIAO U CompactPCI Analog I/O Card. User Manual. 13 Altalef St. Yehud, Israel Tel: 972 (3) Fax: 972 (3)
AIAO-0700 3U CompactPCI Analog I/O Card User Manual 13 Altalef St. Yehud, Israel 56216 Tel: 972 (3) 632-0533 Fax: 972 (3) 632-0458 www.tenta.com 919 Kifer Road Sunnyvale, CA 94086 USA Tel: (408) 328-1370
More informationResults on Array-based Opto-Links
Results on Array-based Opto-Links, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, D. Pignotti, S. Smith, M. Strang The Ohio State University P. Buchholz, A. Wiese, M. Ziolkowski Universität
More informationProduct Information Sheet PX Channel, 14-Bit Waveform Digitizer
Product Information Sheet PX14400 2 Channel, 14-Bit Waveform Digitizer FEATURES 2 Analog Channels at up to 400 MHz Sample Rate per Channel 14 Bits of Resolution Bandwidth from 100 KHz to 400 MHz 1 Gigabyte
More information+3.3V V DD NCD+ NCD- NOD+ NOD- MAX14978 NC0+ NC0- NC1+ NC1- NO0+ NO0- NO1+ GND. Maxim Integrated Products 1
19-5573; Rev 1; 4/11 SuperSpeed USB Passive Switch General Description The high-performance, passive analog switch is ideal for switching Hi-Speed USB and SuperSpeed USB data between one source and two
More informationAnode Electronics Crosstalk on the ME 234/2 Chamber
Anode Electronics Crosstalk on the ME 234/2 Chamber Nikolay Bondar, Sergei Dolinsky, Nikolay Terentiev August 2002 Introduction An anode crosstalk probability higher than the allowed limit of 5% was observed
More informationWorkshop 3-1: Coax-Microstrip Transition
Workshop 3-1: Coax-Microstrip Transition 2015.0 Release Introduction to ANSYS HFSS 1 2015 ANSYS, Inc. Example Coax to Microstrip Transition Analysis of a Microstrip Transmission Line with SMA Edge Connector
More informationGainMaker Amplifier Accessories
RF Electronics GainMaker Amplifier Accessories Description The GainMaker amplifier accessories are plug-in devices common to all GainMaker System Amplifiers and Line Extenders. They are typically field
More informationELCT 501: Digital System Design
ELCT 501: Digital System Lecture 1: Introduction Dr. Mohamed Abd El Ghany, Mohamed.abdel-ghany@guc.edu.eg Administrative Rules Course components: Lecture: Thursday (fourth slot), 13:15-14:45 (H8) Office
More informationKeysight Infiniium 9000 Series Oscilloscopes
Keysight Infiniium 9000 Series Oscilloscopes Service Guide Service Guide Publication Number 54904-97014 October 2013 Infiniium 9000 Series Oscilloscopes The Keysight Technologies Infiniium 9000 Oscilloscope
More informationAnalog IC Simulation. Mentor Graphics 2006
Analog IC Simulation Mentor Graphics 2006 Santa Clara University Department of Electrical Engineering Date of Last Revision: March 29, 2007 Table of Contents 1. Objective... 3 2. Basic Test Circuit Creation...
More informationA Modular Platform for Accurate Multi- Gigabit Serial Channel Validation
A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation Presenter: Andrew Byers Ansoft Corporation High Performance Electronics: Technical Challenges Faster data rates in increasingly
More information3SM102ETT13B MEMS Microphone
MEMS Microphone Product Description The is a single chip top performing miniature analog audio IC based on CMOS foundry process. By integrating an acoustic transducer and an analog amplifier circuit into
More informationDensiShield Cable Assembly. InfiniBand Standard CX4 Standard
DensiShield Cable Assembly InfiniBand Standard CX4 Standard SI-2008-06-001 Revision 1 August-21-2008 Introduction The purpose of these tests was to show compliance of FCI s 26 AWG DensiShield cable assemblies
More informationDisplayPort 1.4 Webinar
DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and
More informationFCC Statement. 1. This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:
(2) FCC Statement 1. This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference. (2) This device must accept
More informationXRD8775 CMOS 8-Bit High Speed Analog-to-Digital Converter
CMOS 8-Bit High Speed Analog-to-Digital Converter April 2002-4 FEATURES 8-Bit Resolution Up to 20MHz Sampling Rate Internal S/H Function Single Supply: 5V V IN DC Range: 0V to V DD V REF DC Range: 1V to
More informationTransmitter testing for MMF PMDs
Transmitter testing for MMF PMDs IEEE P802.3cd, San Diego, July 2016 Jonathan Ingham Foxconn Interconnect Technology Supporters Will Bliss (Broadcom) Ali Ghiasi (Ghiasi Quantum) Vasu Parthasarathy (Broadcom)
More informationCadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter
Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter Introduction This tutorial describes the steps involved in the design and simulation of a CMOS inverter using the Cadence Virtuoso
More informationNew Initiatives and Technologies Brighten Embedded Software Radio
New Initiatives and Technologies Brighten Embedded Software Radio Embedded Tech Trends January 2018 Rodger Hosking Pentek, Inc. Sensor Open System Architecture (SOSA) Consortium of Air Force, Navy, Army,
More informationHMC7545AxLP Gbps 4-Channel Asynchronous Signal Conditioner Evaluation Board (EVB) User Guide
HMC7545AxLP47 14.2 Gbps 4-Channel Asynchronous Signal Conditioner Evaluation Board (EVB) User Guide User Guide Part # ECN# CP140238 Hittite Microwave Corporation 2 Elizabeth Dr Chelmsford, MA 01824 United
More informationASNT7120-KMA 10GS/s, 4-bit Flash Analog-to-Digital Converter
10GS/s, 4-bit Flash Analog-to-Digital Converter 18GHz analog input bandwidth. Selectable clocking mode: external high-speed clock or internal PLL with external lowspeed reference clock. Broadband operation
More information