>Introduction Ibiden Products Over View and Technology Trend. Embedding technology and Expectation.
|
|
- Myron O’Neal’
- 6 years ago
- Views:
Transcription
1
2 Agenda >Introduction Ibiden Products Over View and Technology Trend. Embedding technology and Expectation. >Embedded Device Technology #1. Embedded MLCC in FCCSP Substrate. #2. Embedded Active Device. #3. Embedded Thin Film Capacitor in FCPKG Substrate #4. Embedded Active Device as 2.5D solution. >Summary
3 Agenda >Introduction Ibiden Products Over View and Technology Trend. Embedding technology and Expectation. >Embedded Device Technology #1. Embedded MLCC in FCCSP Substrate. #2. Embedded Active Device. #3. Embedded Thin Film Capacitor in FCPKG Substrate #4. Embedded Active Device as 2.5D solution. >Summary
4 Ibiden Business Area and Technology Trend FCPKG 2.5D High BW / Low PW Embedded(MLCC/Thin Film Cap) FCCSP 2.5D 3D Embedded(MLCC) High BW / Low PW Thin PWB Coreless / e-tfc High Thermal Conductivity High density is required for all area.
5 Mother Board Industry Trend Higher data processing, Higher Bandwidth Signaling Higher TDP* *Thermal Design Power Thinner POP Si Integration DCA, TSV, 3D, Module e-active/passive in PWB
6 Expectation for Embedded Technology High Performance Computing Embedded Active Device as 2.5D Embedded Thin Film Capacitor for High BW / Low PW Mobile Performance Computing Embedded MLCC for Higher PW efficiency Embedded Active Device for High dense Module
7 Agenda >Introduction Ibiden Products Over View and Technology Trend. Embedding technology and Expectation. >Embedded Device Technology #1. Embedded MLCC in FCCSP Substrate. #2. Embedded Active Device. #3. Embedded Thin Film Capacitor in FCPKG Substrate #4. Embedded Active Device as 2.5D solution. >Summary
8 Expectation for Embedded Technology High Performance Computing Embedded Active Device as 2.5D Embedded Thin Film Capacitor for High BW / Low PW Mobile Performance Computing Embedded MLCC for Higher PW efficiency Embedded Active Device for High dense Module
9 Embedded MLCC for Higher PW efficiency Power = k x C x f (Clock freq.) x (Vdd) 2 Higher clock frequency Power Integrity Improvement Power Consumption [W] Standard FCCSP FCCSP Embedded MLCC Clock Frequency [GHz] Power Supply [V] FCCSP Embedded MLCC Time [nsec] Standard FCCSP Current Vdd Vdd reduction Threshold V *Decoupling cap underneath Die Ł Lower Vdd noise Ł Lower Vdd Ł Lower Power/High speed
10 Reliability Test Results of FCCSP w/ embedded MLCC MLCC embedded substrate passed the general reliability requirement. Pre-conditioning : 125 deg.c/24hr (Bake) + 60 deg.c/60%rh/40hr(msl3a) Test item Standard Test Condition N Success criteria Result Moisture Reflow Sensitivity J-STD-020 Lead free Reflow (Peak 260degC) / 5times 10units No delamination (T-SAM) No Mechanical and Electrical failure. Temp. Cycle JESD22-A to 125deg.C / 500cycle 10units R-shift < 10% No Mechanical and Electrical failure.
11 Agenda >Introduction Ibiden Products Over View and Technology Trend. Embedding technology and Expectation. >Embedded Device Technology #1. Embedded MLCC in FCCSP Substrate. #2. Embedded Active Device. #3. Embedded Thin Film Capacitor in FCPKG Substrate #4. Embedded Active Device as 2.5D solution. >Summary
12 Expectation for Embedded Technology High Performance Computing Embedded Active Device as 2.5D Embedded Thin Film Capacitor for High BW / Low PW Mobile Performance Computing Embedded MLCC for Higher PW efficiency Embedded Active Device for High dense Module
13 Experience of Embedded Active Device Fig. Cross section of manufactured sample Substrate Active Device Item Unit size / Thickness Layer count / Thickness Array size Size / Thickness 62mm Specifications 4.0x3.5mm / 0.38mmt 4Layers (1-2-1) 230mm 230x62mm (728 Units/Array) 3.0x2.5mm / 0.2mmt
14 Reliability Test Results and Control Warpage No issue at general reliability test. Test item Standard Test Condition N Success criteria Result Moisture Reflow Sensitivity J-STD-020 Lead free Reflow (Peak 260degC) / 5times 10units No delamination (T-SAM) No Mechanical and Electrical failure. Temp. Cycle JESD22-A to 125deg.C / 500cycle 10units R-shift < 10% No Mechanical and Electrical failure. Warpage measurement result of substrate Array. Tech. Current Improved Warpage Measureme Results at Room temp Contouri mage Diagonal image 2mm 1mm 0mm 230mm 2mm 1mm 0mm 230mm CTE mismatch b/w organic substrate and Silicon device causes the warp. Warpage reduce technology improved the Array warpage.
15 Agenda >Introduction Ibiden Products Over View and Technology Trend. Embedding technology and Expectation. >Embedded Device Technology #1. Embedded MLCC in FCCSP Substrate. #2. Embedded Active Device. #3. Embedded Thin Film Capacitor in FCPKG Substrate #4. Embedded Active Device as 2.5D solution. >Summary
16 Expectation for Embedded Technology High Performance Computing Embedded Active Device as 2.5D Embedded Thin Film Capacitor for High BW / Low PW Mobile Performance Computing Embedded MLCC for Higher PW efficiency Embedded Active Device for High dense Module
17 Embedded Thin Film Capacitor in the Substrate
18 Embedded Thin Film Capacitor in the Substrate
19 Embedded Thin Film Capacitor in the Substrate
20 Embedded Thin Film Capacitor in the Substrate
21 Embedded Thin Film Capacitor in the Substrate
22 Embedded Thin Film Capacitor in the Substrate
23 Embedded Thin Film Capacitor in the Substrate
24 Agenda >Introduction Ibiden Products Over View and Technology Trend. Embedding technology and Expectation. >Embedded Device Technology #1. Embedded MLCC in FCCSP Substrate. #2. Embedded Active Device. #3. Embedded Thin Film Capacitor in FCPKG Substrate #4. Embedded Active Device as 2.5D solution. >Summary
25 Expectation for Embedded Technology High Performance Computing Embedded Active Device as 2.5D Embedded Thin Film Capacitor for High BW / Low PW Mobile Performance Computing Embedded MLCC for Higher PW efficiency Embedded Active Device for High dense Module
26 Agenda >Introduction Ibiden Products Over View and Technology Trend. Embedding technology and Expectation. >Embedded Device Technology #1. Embedded MLCC in FCCSP Substrate. #2. Embedded Active Device. #3. Embedded Thin Film Capacitor in FCPKG Substrate #4. Embedded Active Device as 2.5D solution. >Summary
27 Pros and Cons of EA/EP Summary What to embedded Passive device Active device Where to embedde Mother Board (MB) Package Substrate (PKG) Con s. Pro s. Con s. Pro s. Lower component cost than active. Easier to guarantee function. Easier to keep component performance in process MB size need to be shrunk enough to compensated cost adder of process and component for embedding. But normally embedding area is too small of MB to compensated cost adder. Embedding in large area of substrate to compensated cost+ for embedding. Expected price is higher than MB case. Ł Easier to find business benefit. No significant con s. Higher drop test reliability To replace 2 nd level Interconnection è (ex.) 0.2mm via connection pitch to device is valuable Need very high process yield not to kill expensive active device. Need close relationship btw device / board / application business to guarantee device performance Non reflow assembly ŁEscape stress from Si / organic CTE mismatch Easier to manage warpage. (In addition to Mother board case,) Need to replace 1 st level Interconnection è (ex.) 0.2mm via connection pitch to device is not enough
28 Challenge Where we are?
29 Challenge Where we are?
30 Thank you very much.
Advanced Flip Chip Package on Package Technology for Mobile Applications
Advanced Flip Chip Package on Package Technology for Mobile Applications by Ming-Che Hsieh Product and Technology Marketing STATS ChipPAC Pte. Ltd. Singapore Originally published in the 17 th International
More informationFine Pitch High Bandwidth Flip Chip Package-on-Package Development
Fine Pitch High Bandwidth Flip Chip Package-on-Package Development by Ming-Che Hsieh, STATS ChipPAC Pte. Ltd. Stanley Lin, MediaTek, Inc. Ian Hsu, MediaTek, Inc. Chi-Yuan Chen, MediaTek, Inc. NamJu Cho,
More information----- Meeting Notes (10/8/13 10:34) The mobile market is driving growth and inovation in packaging.
----- Meeting Notes (10/8/13 10:34) ----- The mobile market is driving growth and inovation in packaging. 2 Mobile drives growth and the future of computing Dynamic of industry is quickly changing Devices
More informationMaterial technology enhances the density and the productivity of the package
Material technology enhances the density and the productivity of the package May 31, 2018 Toshihisa Nonaka, Ph D. Packaging Solution Center Advanced Performance Materials Business Headquarter Hitachi Chemical
More informationInnovative 3D Structures Utilizing Wafer Level Fan-Out Technology
Innovative 3D Structures Utilizing Wafer Level Fan-Out Technology JinYoung Khim #, Curtis Zwenger *, YoonJoo Khim #, SeWoong Cha #, SeungJae Lee #, JinHan Kim # # Amkor Technology Korea 280-8, 2-ga, Sungsu-dong,
More information3-D Package Integration Enabling Technologies
3-D Package Integration Enabling Technologies Nanium - Semi Networking Day David Clark - Choon Heung Lee - Ron Huemoeller June 27th, 2013 Enabling a Microelectronic World Mobile Communications Driving
More informationFrom 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon. CEA. All rights reserved
From 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon Agenda Introduction 2,5D: Silicon Interposer 3DIC: Wide I/O Memory-On-Logic 3D Packaging: X-Ray sensor Conclusion
More information3D Integration & Packaging Challenges with through-silicon-vias (TSV)
NSF Workshop 2/02/2012 3D Integration & Packaging Challenges with through-silicon-vias (TSV) Dr John U. Knickerbocker IBM - T.J. Watson Research, New York, USA Substrate IBM Research Acknowledgements IBM
More informationBringing 3D Integration to Packaging Mainstream
Bringing 3D Integration to Packaging Mainstream Enabling a Microelectronic World MEPTEC Nov 2012 Choon Lee Technology HQ, Amkor Highlighted TSV in Packaging TSMC reveals plan for 3DIC design based on silicon
More informationAdvanced Packaging For Mobile and Growth Products
Advanced Packaging For Mobile and Growth Products Steve Anderson, Senior Director Product and Technology Marketing, STATS ChipPAC Growing Needs for Silicon & Package Integration Packaging Trend Implication
More informationTechSearch International, Inc.
Silicon Interposers: Ghost of the Past or a New Opportunity? Linda C. Matthew TechSearch International, Inc. www.techsearchinc.com Outline History of Silicon Carriers Thin film on silicon examples Multichip
More informationIMEC CORE CMOS P. MARCHAL
APPLICATIONS & 3D TECHNOLOGY IMEC CORE CMOS P. MARCHAL OUTLINE What is important to spec 3D technology How to set specs for the different applications - Mobile consumer - Memory - High performance Conclusions
More informationJanuary 25, 2005 Bill Gervasi Senior Technologist Netlist, Incorporated
1 Embedded Passives in Memory Modules January 25, 2005 Bill Gervasi Senior Technologist Netlist, Incorporated bgervasi@netlistinc.com 2 Netlist Manufacturer of very high density memory modules Based on
More informationUltra Thin Substrate Assembly Challenges for Advanced Flip Chip Package
Ultra Thin Substrate Assembly Challenges for Advanced Flip Chip Package by Fred Lee*, Jianjun Li*, Bindu Gurram* Nokibul Islam, Phong Vu, KeonTaek Kang**, HangChul Choi** STATS ChipPAC, Inc. *Broadcom
More informationUltra Fine Pitch RDL Development in Multi-layer ewlb (embedded Wafer Level BGA) Packages
Ultra Fine Pitch RDL Development in Multi-layer ewlb (embedded Wafer Level BGA) Packages Won Kyoung Choi*, Duk Ju Na*, Kyaw Oo Aung*, Andy Yong*, Jaesik Lee**, Urmi Ray**, Riko Radojcic**, Bernard Adams***
More informationAkrometrix Testing Applications
Akrometrix Optical Techniques: Akrometrix Testing Applications Three full-field optical techniques, shadow moiré, digital image correlation (DIC), and fringe projection (performed by the DFP) are used
More informationTechnology Platform and Trend for SiP Substrate. Steve Chiang, Ph.D CSO of Unimicron Technology
Technology Platform and Trend for SiP Substrate Steve Chiang, Ph.D CSO of Unimicron Technology Contents Unimicron Introduction SiP Evolution Unimicron SiP platform - PCB, RF, Substrate, Glass RDL Connector.
More informationFrom Advanced Package to 2.5D/3D IC. Amkor Technology : Choon Lee
From Advanced Package to 2.5D/3D IC Amkor Technology : Choon Lee History says Low pin High pin & Integration As Multi-function pager City phone / PCS Feature Phone Smart Phone SOIC QFP PBGA Package-on-Package
More informationWLSI Extends Si Processing and Supports Moore s Law. Douglas Yu TSMC R&D,
WLSI Extends Si Processing and Supports Moore s Law Douglas Yu TSMC R&D, chyu@tsmc.com SiP Summit, Semicon Taiwan, Taipei, Taiwan, Sep. 9 th, 2016 Introduction Moore s Law Challenges Heterogeneous Integration
More information2.5D FPGA-HBM Integration Challenges
2.5D FPGA-HBM Integration Challenges Jaspreet Gandhi, Boon Ang, Tom Lee, Henley Liu, Myongseob Kim, Ho Hyung Lee, Gamal Refai-Ahmed, Hong Shi, Suresh Ramalingam Xilinx Inc., San Jose CA Page 1 Presentation
More informationChallenges of Integration of Complex FHE Systems. Nancy Stoffel GE Global Research
Challenges of Integration of Complex FHE Systems Nancy Stoffel GE Global Research Products drive requirements to sub-systems, components and electronics GE PRODUCTS CTQs: SWaP, $$, operating environment,
More informationSMAFTI Package Technology Features Wide-Band and Large-Capacity Memory
SMAFTI Package Technology Features Wide-Band and Large-Capacity Memory KURITA Yoichiro, SOEJIMA Koji, KAWANO Masaya Abstract and NEC Corporation have jointly developed an ultra-compact system-in-package
More informationAdvanced Wafer Level Technology: Enabling Innovations in Mobile, IoT and Wearable Electronics
Advanced Wafer Level Technology: Enabling Innovations in Mobile, IoT and Wearable Electronics Seung Wook Yoon, *Boris Petrov, **Kai Liu STATS ChipPAC Ltd. 10 #04-08/09 Techpoint Singapore 569059 *STATS
More informationBREAKING THE MEMORY WALL
BREAKING THE MEMORY WALL CS433 Fall 2015 Dimitrios Skarlatos OUTLINE Introduction Current Trends in Computer Architecture 3D Die Stacking The memory Wall Conclusion INTRODUCTION Ideal Scaling of power
More informationOver 5,000 products High Performance Adapters and Sockets Many Custom Designs Engineering Electrical and Mechanical ISO9001:2008 Registration
Overview Company Overview Over 5,000 products High Performance Adapters and Sockets Many Custom Designs Engineering Electrical and Mechanical ISO9001:2008 Registration Adapter Technology Overview Pluggable
More informationNew Era of Panel Based Technology for Packaging, and Potential of Glass. Shin Takahashi Technology Development General Division Electronics Company
New Era of Panel Based Technology for Packaging, and Potential of Glass Shin Takahashi Technology Development General Division Electronics Company Connecting the World Connecting the World Smart Mobility
More informationAdapter Technologies
Adapter Technologies Toll Free: (800) 404-0204 U.S. Only Tel: (952) 229-8200 Fax: (952) 229-8201 email: info@ironwoodelectronics.com Introduction Company Overview Over 5,000 products High Performance Adapters
More informationTechSearch International, Inc.
Alternatives on the Road to 3D TSV E. Jan Vardaman President TechSearch International, Inc. www.techsearchinc.com Everyone Wants to Have 3D ICs 3D IC solves interconnect delay problem bandwidth bottleneck
More informationPackaging for the. Contents. Cloud Computing Era. DIMM-in-a- Package/xFD. BVA PoP. Conclusions. Ilyas Mohammed January 24, /24/2013
Packaging for the Cloud Computing Era Ilyas Mohammed January 24, 2013 Contents Cloud Computing DIMM-in-a- Package/xFD BVA PoP Conclusions Client-Server Design and Performance Features Roadmaps Trends Assembly
More information3D technology for Advanced Medical Devices Applications
3D technology for Advanced Medical Devices Applications By, Dr Pascal Couderc,Jerome Noiray, Dr Christian Val, Dr Nadia Boulay IMAPS MEDICAL WORKSHOP DECEMBER 4 & 5,2012 P.COUDERC 3D technology for Advanced
More informationCoupling of emerging inspection techniques and thermomechanical
Minapad 2014, May 21 22th, Grenoble; France Coupling of emerging inspection techniques and thermomechanical modeling Diane Ecoiffier INSIDIX 24 rue du Drac F-38180 Seyssins (Grenoble) France +33 4-38-12-42-80,
More information3D technology evolution to smart interposer and high density 3D ICs
3D technology evolution to smart interposer and high density 3D ICs Patrick Leduc, Jean Charbonnier, Nicolas Sillon, Séverine Chéramy, Yann Lamy, Gilles Simon CEA-Leti, Minatec Campus Why 3D integration?
More informationImprovement of ELK Reliability in Flip Chip Packages using Bond-on-Lead (BOL) Interconnect Structure
Improvement of ELK Reliability in Flip Chip Packages using Bond-on-Lead (BOL) Interconnect Structure by Eric Ouyang, MyoungSu Chae, Seng Guan Chow, Roger Emigh, Mukul Joshi, Rob Martin, Raj Pendse STATS
More information3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA
3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA OUTLINE 3D Application Drivers and Roadmap 3D Stacked-IC Technology 3D System-on-Chip: Fine grain partitioning Conclusion
More informationMULTI-FACETED APPROACH TO MINIMIZE PRINTED CIRCUIT BOARD WARPAGE IN BOARD ASSEMBLY PROCESS
As originally published in the SMTA Proceedings MULTI-FACETED APPROACH TO MINIMIZE PRINTED CIRCUIT BOARD WARPAGE IN BOARD ASSEMBLY PROCESS Srinivasa Aravamudhan, Christopher Combs, Abhishek Prasad, and
More informationThermal Analysis on Face-to-Face(F2F)-bonded 3D ICs
1/16 Thermal Analysis on Face-to-Face(F2F)-bonded 3D ICs Kyungwook Chang, Sung-Kyu Lim School of Electrical and Computer Engineering Georgia Institute of Technology Introduction Challenges in 2D Device
More informationInterconnect Challenges in a Many Core Compute Environment. Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp
Interconnect Challenges in a Many Core Compute Environment Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp Agenda Microprocessor general trends Implications Tradeoffs Summary
More informationTS1000T Ceramic Evaluation Board (CEB1000_1)
TS1000T Ceramic Evaluation Board (CEB1000_1) These ceramic evaluation boards for the high-temperature TS1000T-series accelerometers are optimized evaluation boards designed to allow users to quickly and
More informationProduct Change Notification - GBNG-07RHVT039
Product Change Notification - GBNG-07RHVT039-28 Nov 2017 - CCB 3179 Initial No... http://www.microchip.com/mymicrochip/notificationdetails.aspx?pcn=gbng-07rhvt0... Page 1 of 3 12/4/2017 Product Change
More informationLow Power & High Bandwidth Memory Trend
Low Power & High Bandwidth Memory Trend JEDEC Mobile & IOT Forum Copyright 2016 [ SK hynix / Sungmin(Sam) Park] Where Do We Stand? SK hynix Developed the World s First Next Generation Mobile Memory: LPDDR4
More informationAdvanced Wafer Level Chip Scale Packaging Solution for Industrial CMOS Image Sensors Jérôme Vanrumbeke
Advanced Wafer Level Chip Scale Packaging Solution for Industrial CMOS Image Sensors Jérôme Vanrumbeke Project Manager, Professional Imaging Agenda Agenda e2v Professional Imaging WLCSP for CIS Background
More informationNext Generation Package on Package
Next Generation Package on Package Alternative PoP with Routable Substrate Interposer for Stacking Solution Steven(Jui Cheng) Lin, Siliconware Precision Industries Co., Ltd Outline High IO / Wide IO Market
More informationApplications, Processing and Integration Options for High Dielectric Constant Multi-Layer Thin-Film Barium Strontium Titanate (BST) Capacitors
Applications, Processing and Integration Options for High Dielectric Constant Multi-Layer Thin-Film Barium Strontium Titanate (BST) Capacitors Agenda Introduction What is BST? Unique Characteristics of
More informationPOWER4 Test Chip. Bradley D. McCredie Senior Technical Staff Member IBM Server Group, Austin. August 14, 1999
Bradley D. McCredie Senior Technical Staff Member Server Group, Austin August 14, 1999 Presentation Overview Design objectives Chip overview Technology Circuits Implementation Results Test Chip Objectives
More informationNoC Round Table / ESA Sep Asynchronous Three Dimensional Networks on. on Chip. Abbas Sheibanyrad
NoC Round Table / ESA Sep. 2009 Asynchronous Three Dimensional Networks on on Chip Frédéric ric PétrotP Outline Three Dimensional Integration Clock Distribution and GALS Paradigm Contribution of the Third
More informationPackaging Innovation for our Application Driven World
Packaging Innovation for our Application Driven World Rich Rice ASE Group March 14 th, 2018 MEPTEC / IMAPS Luncheon Series 1 What We ll Cover Semiconductor Roadmap Drivers Package Development Thrusts Collaboration
More informationLead-free Transition for Power Assemblies
Lead-free Transition for Power Assemblies Marie Cole, Jim Wilcox, Eric Swenson IBM Unclassified September 2008 Agenda Executive Summary Lead-free Assembly Development for Servers Driving Forces Lead-free
More informationFunctional Testing of 0.3mm pitch Wafer Level Packages to Multi- GHz Speed made possible by Innovative Socket Technology
Functional Testing of 0.3mm pitch Wafer Level Packages to Multi- GHz Speed made possible by Innovative Socket Technology Ila Pal - Ironwood Electronics Introduction Today s electronic packages have high
More informationStacked Silicon Interconnect Technology (SSIT)
Stacked Silicon Interconnect Technology (SSIT) Suresh Ramalingam Xilinx Inc. MEPTEC, January 12, 2011 Agenda Background and Motivation Stacked Silicon Interconnect Technology Summary Background and Motivation
More informationARCHIVE 2008 COPYRIGHT NOTICE
Keynote Speaker ARCHIVE 2008 Packaging & Assembly in Pursuit of Moore s Law and Beyond Karl Johnson Ph.D. Vice President and Senior Fellow Advanced Packaging Systems Integration Laboratory Freescale Semiconductor
More informationSurvey of Circuit Board Warpage During Reflow
Survey of Circuit Board Warpage During Reflow Michael J. Varnau Delphi Electronics & Safety 8/20/07 Table of Contents Overview of Goals & Objectives Overview of uct Initial Circuit Board Characterization
More information3D & Advanced Packaging
Tuesday, October 03, 2017 Company Overview March 12, 2015 3D & ADVANCED PACKAGING IS NOW WITHIN REACH WHAT IS NEXT LEVEL INTEGRATION? Next Level Integration blends high density packaging with advanced
More informationMulti-Die Packaging How Ready Are We?
Multi-Die Packaging How Ready Are We? Rich Rice ASE Group April 23 rd, 2015 Agenda ASE Brief Integration Drivers Multi-Chip Packaging 2.5D / 3D / SiP / SiM Design / Co-Design Challenges: an OSAT Perspective
More informationConsideration for Advancing Technology in Computer System Packaging. Dale Becker, Ph.D. IBM Corporation, Poughkeepsie, NY
Consideration for Advancing Technology in Computer System Packaging Dale Becker, Ph.D. IBM Corporation, Poughkeepsie, NY IEEE Distinguished Lecture Series 2014 Motivation Modern Computing is driven by
More informationHigh speed full wafer monitoring of surface, edge and bonding interface for 3D-stacking
Sematech Workshop on 3D Interconnect Metrology Sematech Workshop on 3D Interconnect Metrology, July 13 2011 High speed full wafer monitoring of surface, edge and bonding interface for 3D-stacking Lars
More informationCHAPTER 1 INTRODUCTION
CHAPTER 1 INTRODUCTION Rapid advances in integrated circuit technology have made it possible to fabricate digital circuits with large number of devices on a single chip. The advantages of integrated circuits
More informationChapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process
Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process 2.1 Introduction Standard CMOS technologies have been increasingly used in RF IC applications mainly
More information2017 American Semiconductor, Inc. All rights reserved. 1
1 Advances in Flexible Hybrid Electronics Reliability This work sponsored in part by the Air Force Research Laboratory, Wright-Patterson AFB and Rapid Response Technology Office, under the programs Enabling
More informationAdvances in Flexible Hybrid Electronics Reliability
Advances in Flexible Hybrid Electronics Reliability This work sponsored in part by the Air Force Research Laboratory, Wright-Patterson AFB and Rapid Response Technology Office, under the programs Enabling
More informationIntro to: Ultra-low power, ultra-high bandwidth density SiP interconnects
This work was supported in part by DARPA under contract HR0011-08-9-0001. The views, opinions, and/or findings contained in this article/presentation are those of the author/presenter
More informationBGA SSD with EMI Shielding
BGA SSD with EMI Shielding Jong-ok Chun Senior Managing Director Sun System Co.,Ltd www.sunsystem.kr rfjob@sunsysm.com, OCT-2017 Trend of SSD Form-Factor Form Factor - 2.5 Inch - Slim SATA 100x70mm 54x39mm
More informationSamsung emcp. WLI DDP Package. Samsung Multi-Chip Packages can help reduce the time to market for handheld devices BROCHURE
Samsung emcp Samsung Multi-Chip Packages can help reduce the time to market for handheld devices WLI DDP Package Deliver innovative portable devices more quickly. Offer higher performance for a rapidly
More informationInterposer Technology: Past, Now, and Future
Interposer Technology: Past, Now, and Future Shang Y. Hou TSMC 侯上勇 3D TSV: Have We Waited Long Enough? Garrou (2014): A Little More Patience Required for 2.5/3D All things come to those who wait In 2016,
More informationAssembly Considerations for Linear Technology Module TM BGA Packages. July
Assembly Considerations for Linear Technology Module TM BGA Packages July 2012 Package Construction PCB Design Guidelines Outline Moisture Sensitivity, Pack, Ship & Bake Board Assembly Process Screen Print
More informationinemi Roadmap and Technical Plan on Organic PCB Bill Bader, inemi inemi PCB/Laminate Workshop, Taipei October 22, 2013
inemi Roadmap and Technical Plan on Organic PCB Bill Bader, inemi inemi PCB/Laminate Workshop, Taipei October 22, 2013 Agenda inemi Roadmap Process and Scope 2013 PCB Roadmap and TIG Outcomes Summary &
More informationSolving Integration Challenges for Flexible Hybrid Electronics
Solving Integration Challenges for Flexible Hybrid Electronics Nano for Defense Conference November 17, 2015 Approved for Public Release What are Flexible Hybrid Electronics? Printed Electronics Low Cost,
More informationGigascale Integration Design Challenges & Opportunities. Shekhar Borkar Circuit Research, Intel Labs October 24, 2004
Gigascale Integration Design Challenges & Opportunities Shekhar Borkar Circuit Research, Intel Labs October 24, 2004 Outline CMOS technology challenges Technology, circuit and μarchitecture solutions Integration
More informationA 32nm, 0.9V Supply-Noise Sensitivity Tracking PLL for Improved Clock Data Compensation Featuring a Deep Trench Capacitor Based Loop Filter
A 32nm, 0.9V Supply-Noise Sensitivity Tracking PLL for Improved Clock Data Compensation Featuring a Deep Trench Capacitor Based Loop Filter Bongjin Kim, Weichao Xu, and Chris H. Kim University of Minnesota,
More information*Note: Operation beyond this range is possible, but has not been characterized. PART. Maxim Integrated Products 1
19-8; Rev ; 2/ EVALUATION KIT AVAILABLE 8MHz to MHz Variable-Gain General Description The MAX6 general-purpose, high-performance variable-gain amplifier (VGA) is designed to operate in the 8MHz to MHz
More informationApplication Note 5363
Surface Laminar Circuit (SLC) Ball Grid Array (BGA) Lead-free Surface Mount Assembly Application Note 5363 Introduction This document outlines the design and assembly guidelines for surface laminar circuitry
More informationHeterogeneous Integration and the Photonics Packaging Roadmap
Heterogeneous Integration and the Photonics Packaging Roadmap Presented by W. R. Bottoms Packaging Photonics for Speed & Bandwidth The Functions Of A Package Protect the contents from damage Mechanical
More informationThermo Mechanical Modeling of TSVs
Thermo Mechanical Modeling of TSVs Jared Harvest Vamsi Krishna ih Yaddanapudi di 1 Overview Introduction to Through Silicon Vias (TSVs) Advantages of TSVs over wire bonding in packages Role of TSVs in
More informationRethinking the Hierarchy of Electronic Interconnections. Joseph Fjelstad Verdant Electronics
Rethinking the Hierarchy of Electronic Interconnections Joseph Fjelstad Verdant Electronics The Industry s Terminology Challenge» The electronics industry continues to explore and develop new methods to
More informationAdditional Slides for Lecture 17. EE 271 Lecture 17
Additional Slides for Lecture 17 Advantages/Disadvantages of Wire Bonding Pros Cost: cheapest packages use wire bonding Allows ready access to front side of die for probing Cons Relatively high inductance
More informationUltra-thin Capacitors for Enabling Miniaturized IoT Applications
Ultra-thin Capacitors for Enabling Miniaturized IoT Applications Fraunhofer Demo Day, Oct 8 th, 2015 Konrad Seidel, Fraunhofer IPMS-CNT 10/15/2015 1 CONTENT Why we need thin passive devices? Integration
More informationSYSTEM IN PACKAGE AND FUNCTIONAL MODULE FOR MOBILE AND IoT DEVICE ASSEMBLY
SYSTEM IN PACKAGE AND FUNCTIONAL MODULE FOR MOBILE AND IoT DEVICE ASSEMBLY W. Koh, PhD Huawei Technologies JEDEC Mobile & IOT Forum Copyright 2017 Huawei Technologies, Ltd. OUTLINE Mobile and IoT Device
More informationSEMI 大半导体产业网 MEMS Packaging Technology Trend
MEMS Packaging Technology Trend Authors Name: KC Yee Company Name: ASE Group Present Date:9/9/2010 1 Overview Market Trend Packaging Technology Trend Summary 2 2 MEMS Applications Across 4C Automotive
More informationAn integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping
An integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping Yuan-Ping Tseng/ An-Hong Liu TD center ChipMOS Technologies Inc. June 5, 2001 1
More informationTechSearch International, Inc.
On the Road to 3D ICs: Markets and Solutions E. Jan Vardaman President TechSearch International, Inc. www.techsearchinc.com High future cost of lithography Severe interconnect delay Noted in ITRS roadmap
More informationDecoupling Solutions
Decoupling Solutions Michael Randall, Bill Sloka, Mark Laps, Garry Renner, John Prymak, Peter Blais, Aziz Tajuddin KEMET Electronics Corporation, 201 Fairview Street Extension, Fountain Inn, SC 29644 Phone:
More informationDDR3 Memory Buffer: Buffer at the Heart of the LRDIMM Architecture. Paul Washkewicz Vice President Marketing, Inphi
DDR3 Memory Buffer: Buffer at the Heart of the LRDIMM Architecture Paul Washkewicz Vice President Marketing, Inphi Theme Challenges with Memory Bandwidth Scaling How LRDIMM Addresses this Challenge Under
More informationModularized & parametric modeling methodology.
Modularized & parametric modeling methodology. Active Device Passive Device Vias Foot print Lid Wall floor PWB Ceramic Taxonomy Technique Mechanical Component Library Analysis model Thermal Structural
More informationAdvances in Flexible Hybrid Electronics Reliability
Advances in Flexible Hybrid Electronics Reliability LOPEC Smart & Hybrid Systems Munich 3/29/17 This work sponsored in part by Air Force Research Laboratory, Wright-Patterson AFB, for supporting reliability
More informationPhysical Design Implementation for 3D IC Methodology and Tools. Dave Noice Vassilios Gerousis
I NVENTIVE Physical Design Implementation for 3D IC Methodology and Tools Dave Noice Vassilios Gerousis Outline 3D IC Physical components Modeling 3D IC Stack Configuration Physical Design With TSV Summary
More informationWafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008
Wafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008 / DEVICE 1.E+03 1.E+02 1.E+01 1.E+00 1.E-01 1.E-02 1.E-03 1.E-04 1.E-05 1.E-06 1.E-07 Productivity Gains
More informationPower IC 용 ESD 보호기술. 구용서 ( Yong-Seo Koo ) Electronic Engineering Dankook University, Korea
Power IC 용 ESD 보호기술 구용서 ( Yong-Seo Koo ) Electronic Engineering Dankook University, Korea yskoo@dankook.ac.kr 031-8005-3625 Outline Introduction Basic Concept of ESD Protection Circuit ESD Technology Issue
More informationChip/Package/Board Design Flow
Chip/Package/Board Design Flow EM Simulation Advances in ADS 2011.10 1 EM Simulation Advances in ADS2011.10 Agilent EEsof Chip/Package/Board Design Flow 2 RF Chip/Package/Board Design Industry Trends Increasing
More informationVertical Conductive Structures
Vertical Conductive Structures A new Interconnect Technique Agenda The need for an alternative PCB technology Introduction of VeCS Technology comparison Cost comparison State of VeCS technology Application
More informationECE 486/586. Computer Architecture. Lecture # 2
ECE 486/586 Computer Architecture Lecture # 2 Spring 2015 Portland State University Recap of Last Lecture Old view of computer architecture: Instruction Set Architecture (ISA) design Real computer architecture:
More informationIntroduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN
1 Introduction The evolution of integrated circuit (IC) fabrication techniques is a unique fact in the history of modern industry. The improvements in terms of speed, density and cost have kept constant
More informationAdvancing high performance heterogeneous integration through die stacking
Advancing high performance heterogeneous integration through die stacking Suresh Ramalingam Senior Director, Advanced Packaging European 3D TSV Summit Jan 22 23, 2013 The First Wave of 3D ICs Perfecting
More informationOpportunities & Challenges: 28nm & 2.5/3-D IC Design and Manufacturing
Opportunities & Challenges: 28nm & 2.5/3-D IC Design and Manufacturing Vincent Tong Senior Vice President & Asia Pacific Executive Leader Copyright 2011 Xilinx Agenda Xilinx Business Drivers All in at
More informationThe Evolution of Multi-Chip Packaging: from MCMs to 2.5/3D to Photonics. David McCann November 14, 2016
The Evolution of Multi-Chip Packaging: from MCMs to 2.5/3D to Photonics David McCann November 14, 2016 Outline Multi-Chip Module Evolution We had MCM s. What Happened? What Have we Learned? Trends and
More informationFO-WLP: Drivers for a Disruptive Technology
FO-WLP: Drivers for a Disruptive Technology Linda Bal, Senior Analyst w w w. t e c h s e a r c h i n c. c o m Outline Industry drivers for IC package volumes WLP products and drivers Fan-in WLP FO-WLP
More informationThermal Considerations in Package Stacking and Advanced Module Technology
Thermal Considerations in Package Stacking and Advanced Module Technology Ulrich Hansen, Director of Marketing, Staktek February 16, 2006 Continued drive to increase sub-system density, functionality and
More informationHigh Volume Manufacturing Supply Chain Ecosystem for 2.5D HBM2 ASIC SiPs
Open-Silicon.com 490 N. McCarthy Blvd, #220 Milpitas, CA 95035 408-240-5700 HQ High Volume Manufacturing Supply Chain Ecosystem for 2.5D HBM2 ASIC SiPs Open-Silicon Asim Salim VP Mfg. Operations 20+ experience
More informationVinayak Pandey, Vice President Product & Technology Marke8ng. May, 2017
Vinayak Pandey, Vice President Product & Technology Marke8ng May, 2017 Overview of JCET Group Founded in 1972 and listed on Shanghai Stock Exchange in 2003 Largest OSAT in China and 3 rd largest OSAT in
More informationPERFORMANCE PLASTIC PACKAGE ULTRA MINIATURE PURE SILICON TM CLOCK OSCILLATOR
STANDARD SPECIFICATIONS: Moisture Sensitivity Level MSL 1 APPLICATIONS: FEATURES: Ultra Miniature Pure Silicon TM Clock Oscillator High Performance MEMS Technology by Discera Low Power Consumption for
More informationNear Term Solutions for 3D Memory Stacking (DRAM) Wael Zohni, Invensas Corporation
Near Term Solutions for 3D Memory Stacking (DRAM) Wael Zohni, Invensas Corporation 1 Contents DRAM Packaging Paradigm Dual-Face-Down (DFD) Package DFD-based 4R 8GB RDIMM Invensas xfd Technology Platform
More informationCorrelated Model For Wafer Warpage Prediction of Arbitrarily Patterned Films
2018 IEEE 68th Electronic Components and Technology Conference Correlated Model For Wafer Warpage Prediction of Arbitrarily Patterned Films Gregory T. Ostrowicki gtostrowicki@ti.com Siva P. Gurum sgurrum@ti.com
More information